

AM62P STARTER KIT EVM

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM62P SKEVM
04	BLOCK DIAGRAM XDS110
05	POWER ARCHITECTURE BLOCK DIAGRAM
06	POWER SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C POWER
10	PERIPHERAL POWER SUPPLY-1
11	PERIPHERAL POWER SUPPLY-2
12	SOC POWER SUPPLY
13	CURRENT MONITORING DEVICES - 1
14	CURRENT MONITORING DEVICES - 2
15	SOC POWER
16	SOC POWER CAPS AND VSS
17	LPDDR4 INTERFACE
18	M.2 CONNECTOR
19	eMMC FLASH
20	SD CARD INTERFACE
21	OSPI INTERFACE
22	BOARD ID EEPROM & TEMPERATURE SENSORS
23	CPSW RGMII_1 ETHERNET PHY
24	CPSW RGMII_2 ETHERNET PHY
25	ETHERNET PHY CLOCK BUFFER & LED DRIVER
26	TEST AUTOMATION
27	BOOT MODE BUFFER & SWITCHES
28	XDS110 DEBUGGER
29	JTAG BUFFER
30	JTAG 20 PIN cTI CONNECTOR
31	FT4232 UART TO USB BRIDGE
32	SOC WKUP & GPMC DOMAIN
33	USER EXPANSION CONNECTOR
34	MCU HEADER
35	USB1 TYPE A
36	USB0 TYPE-C DRP & TEST LEDs
37	SoC UART1 FET SWITCH & BUFFER
38	SOC CSI INTERFACE
39	SOC OLDI INTERFACE
40	SOC DSI INTERFACE

PAGE	CONTENTS
41	AUDIO CODEC
42	IO EXPANDER
43	HDMI INTERFACE
44	OSCILLATOR
45	RESET
46	CAN FD WKUP SW
47	ACCESSORIES

BOARD REVISION	E1-1
SCHEMATIC VERSION	2.0



Note:
Verify the DNI components configuration with respect to the SK schematics (Use PDF) after completion of design before board assembly

Link to Design Collaterals : <https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review>

Designed for TI by Mistral Solutions Pvt Ltd



Title		TABLE OF CONTENTS	
Size	PROC164E1-1	Rev	E1-1
C		Date:	Friday, December 01, 2023
		Sheet	1 of 47

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY	
E1	0.01	20 FEB 2023	Initial Draft derived from AM62A SK - PROC135E3 schematics	Mistral Design Team		
	0.02	23 FEB 2023	Updated power section & PMIC part as per PDN	Mistral Design Team		
	0.03	24 FEB 2023	1. Added pullups on XDS110 side for Test Automation signals 2. Added 5V0 sourcing caps to meet USB Specifications	Mistral Design Team	Nishant	
	0.04	27 FEB 2023	Replaced parts : LPDDR4 (8 GB), eMMC (32 GB with HS400 support), OSPI (512 Mb NOR Flash)	Mistral Design Team		
	0.06	01 MAR 2023	Replaced parts : LPDDR4 (8 GB), eMMC (32 GB with HS400 support), OSPI (512 Mb NOR Flash) Added DSI, OLDI, GPMC (x8) connectors & updated respective net connections	Mistral Design Team	Nishant	
	0.07	03 MAR 2023	Updated PMIC local caps, GPIO connections & assembly variants	Mistral Design Team		
	0.08	08 MAR 2023	1. Updated INA section to include INA228 as default with footprint support for INA231 2. INA Kelvin sense resistors moved to PMIC sheet as per modular design requirement	Mistral Design Team	Nishant	
	0.09	15 MAR 2023	1. Updated TI review comments 2. Updated PMIC connections as per PDN v1.5	Mistral Design Team	Nishant	
	0.10	16 MAR 2023	Added separate dual LDO for VDDSHV_SDIO, 5V0 headers for OLDI & DSI daughter cards	Mistral Design Team		
	0.11	20 MAR 2023	1. Updated PMIC Enable & GPIO connections 2. Modified RC shield connections for RGMII1, RGMII2 & USB Type A connectors	Mistral Design Team		
	0.12	22 MAR 2023	1. Updated TI review comments on PD Controller 2. Replaced HDMI EXT_SWING resistor with 7.5K_5% ohms	Mistral Design Team	Nishant	
	0.13	28 MAR 2023	Added extra local caps to PMIC Switching outputs as recommended in datasheet	Mistral Design Team		
	0.14	04 APR 2023	Modified SoC decaps & added RC circuit for I2C	Mistral Design Team		
	0.15	07 APR 2023	1. Added series resistors for RGMII TX signals 2. Swapped DDR DQ & DMI bits	Mistral Design Team		
	0.16	13 APR 2023	Implemented review comments from TI	Mistral Design Team	Nishant	Ajit
	0.17	18 APR 2023	1. Updated Internal and review comments from TI 2. Replaced Oscillator with new LMK6CE series (BAW), OLDI and DSI Connector.	Mistral Design Team	Nishant	Ajit
	0.18	03 MAY 2023	Modified the 3T decaps as 4 pin IC's and updated a few review comments from TI	Mistral Design Team	Nishant	
	0.19	10 MAY 2023	Modified the 2T current sense resistor parts to 4T sense similar to AM62A SK	Mistral Design Team	Nishant	
	0.20	16 MAY 2023	1. Replaced USB Type A load switch (with OC) & ESD protection device 2. Added capacitor to CT pin of VCC_3V3_SYS & VDD_MMC1 load switches	Mistral Design Team	Nishant	Ajit
	0.21	24 MAY 2023	1. VMON connection modified for PMIC to meet threshold of 3.3V 2. Part References Back annotated from PCB file	Mistral Design Team		
	0.22	16 JUNE 2023	1. Updated OPN's for SoC and PMIC 2. Removed dip switch for VDD_CORE voltage configuration. 3. Replaced HDMI connector part	Mistral Design Team	Nishant	
	0.23	21 JUNE 2023	1. Removed shorting jumper for VCC_CORE rail 2. Added dip switch control for EMU0 & EMU1 signals	Mistral Design Team	Nishant	
	0.24	23 JUNE 2023	1. Modified decaps for VDD_CORE 2. Replaced 3T SoC decaps with correct symbol & footprints	Mistral Design Team	Nishant	
	0.25	21 AUG 2023	1. Corrected power architecture & sequencing diagrams 2. Baselined	Mistral Design Team	Nishant	Ajit
	E1-1	1.1	03 OCT 2023	1. Modified WD_DISABLE pull to VCC_3V3_MAIN 2. Modified PMIC_RSTOUT pull to VCC_3V3_SYS 3. Changed Assembly instruction for R280 to Mount 4. Changed the PMIC VSENSE voltage from VMAIN to VBUS_TYPEC1 and VBUS_TYPEC2 (dual input) and implemented ORing diode.	Mistral Design Team	Nishant
1.2		05 OCT 2023	Few circuits marked DNI as captured in change list document	Mistral Design Team	Nishant	Ajit MB
2.0		21 NOV 2023	Baselined	Mistral Design Team	Nishant	Ajit MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Rev
C	E1-1
Date: Tuesday, November 21, 2023	Sheet 2 of 47

BLOCK DIAGRAM - AM62P SKEVM



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62A_SKEVM


Size PROC164E1-1

Date: Friday, December 01, 2023

Rev E1-1

Sheet 3 of 47

BLOCK DIAGRAM - XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110


Size PROC164E1-1

Date: Friday, December 01, 2023

Rev E1-1

Sheet 4 of 47

POWER ARCHITECTURE BLOCK DIAGRAM




Designed for TI by Mistral Solutions Pvt Ltd




Title POWER BLOCK DGM

Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	5 of 47

POWER UP SEQUENCE



POWER DOWN SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd




Title POWER SEQUENCE

Size C PROC164E1-1

Rev E1-1

Date: Tuesday, November 21, 2023 Sheet 6 of 47

I2C TREE



NOTE:
 All LVC MOS I2C interfaces need a pullup when configured for I2C function.
 MCU_I2C0 and WKUP_I2C0 have open drain type buffer. A pullup is recommended irrespective of the IO configuration. Refer pin connectivity table from device datasheet

Designed for TI by Mistral Solutions Pvt Ltd



Title		I2C TREE	
Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	7 of 47

GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	FUNCTIONALITY	GPIO USED	PACKAGE SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE RAIL CONNECTED ON SKEVM
1	Enable for WLAN Interface	WLAN_EN	ENABLE	GPIO0_71	MMC2_SD_CD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	WLAN_IRQ	INTERRUPT	GPIO0_72	MMC2_SD_WP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	MCU Interrupt	MCU_INTn	INTERRUPT	MCU_GPIO0_0	MCU_SPI0_CS0	INPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	MCU Header GPIO0_16	MCU_GPIO0_16	GPIO	MCU_GPIO0_16	MCU_MCAN1_RX	NA	NA	NA	VDDSHV_CANUART	CAN_IO_3V3
8	MCU Header GPIO0_15	MCU_GPIO0_15	GPIO	MCU_GPIO0_15	MCU_MCAN1_TX	NA	NA	NA	VDDSHV_CANUART	CAN_IO_3V3
9	PMIC Interrupt	PMIC_INTn	INTERRUPT	GPIO0_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	CAN-FD fast wake up signal from switch	CAN_FD_WKUP_SW_INH	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	CAN_IO_3V3
11	CAN-FD fast wake signal from MCU header	CAN_FD_WKUP_HDR_INH								
12	User test LED control signal	SOC_GPIO1_49	ENABLE	GPIO1_49	MMC1_SD_WP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	IO Expander Interrupt	GPIO1_23_INTn	INTERRUPT	GPIO1_23	UART0_RTSn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	User Interrupt									
15	Low power mode enable	PMIC_LPM_EN0	ENABLE	MCU_GPIO0_22	PMIC_LPM_EN0	OUTPUT	HIGH	LOW	VDDSHV_CANUART	CAN_IO_3V3
16	SD Card I/O Voltage Selection	VSEL_SD_SOC	SELECTION	GPIO0_31	GPMC0_CLK	OUTPUT	NA	NA	VDDSHV2	SoC_DVDD3V3
IO EXPANDER – 01										
1	Interrupt from OLDI display	OLDI_INT#	INTERRUPT	IO EXPANDER-P00		INPUT	HIGH	LOW		VCC_3V3_SYS
2	x8 NAND Card Presence Detect	x8_NAND_DETECT	DETECTION	IO EXPANDER-P01		INPUT	HIGH	LOW		VCC_3V3_SYS
3	MCASP1 Enable and Direction Control	UART1_FET_SEL	DIRECTION CONTROL	IO EXPANDER-P02		OUTPUT	HIGH	-		VCC_3V3_SYS
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER-P03		OUTPUT	HIGH	HIGH		VCC_3V3_SYS
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_EN	ENABLE	IO EXPANDER-P04		OUTPUT	NA	HIGH		VCC_3V3_SYS
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER-P05		OUTPUT	LOW	HIGH		VCC_3V3_SYS
7	SOC UART1 Mux Select	UART1_FET_BUF_EN	ENABLE	IO EXPANDER-P06		OUTPUT	HIGH	LOW		VCC_3V3_SYS
8	EXP CONN HAT Board Detection	EXP_HAT_DETECT	DETECTION	IO EXPANDER-P07		INPUT	HIGH	LOW		VCC_3V3_SYS
9	DSI Display GPIO0	DSI_GPIO0	GPIO	IO EXPANDER-P10		BIDIRECTIONAL	NA	NA		VCC_3V3_SYS
10	DSI Display GPIO1	DSI_GPIO1	GPIO	IO EXPANDER-P11		BIDIRECTIONAL	NA	NA		VCC_3V3_SYS
11	OLDI to HDMI Card Device ID interrupt	OLDI_EDID	INTERRUPT	IO EXPANDER-P12		INPUT	HIGH	LOW		VCC_3V3_SYS
12	BT UART WKUP Signal	BT_UART_WKUP_SOC_3V3	INTERRUPT	IO EXPANDER-P13		INPUT	HIGH	LOW		VCC_3V3_SYS
13	USB Type A overcurrent indicator	USB_TYPEA_OC_INDICATION	INTERRUPT	IO EXPANDER-P14		INPUT	HIGH	LOW		VCC_3V3_SYS
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO0	INPUT/OUTPUT	IO EXPANDER-P15		BIDIRECTIONAL	NA	NA		VCC_3V3_SYS
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER-P16		BIDIRECTIONAL	NA	NA		VCC_3V3_SYS
16	WLAN Alert Interrupt	WLAN_ALERTn	INTERRUPT	IO EXPANDER-P17		INPUT	HIGH	LOW		VCC_3V3_SYS
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER-P20		INPUT	HIGH	LOW		VCC_3V3_SYS
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO	IO EXPANDER-P21		NA	HIGH	NA		VCC_3V3_SYS
19	MCASP1 Enable and Direction Control	MCASP1_FET_EN	ENABLE	IO EXPANDER-P22		OUTPUT	LOW	LOW		VCC_3V3_SYS
20		MCASP1_BUF_BT_EN	ENABLE	IO EXPANDER-P23		OUTPUT	LOW	HIGH		VCC_3V3_SYS
21		MCASP1_FET_SEL	DIRECTION CONTROL	IO EXPANDER-P24		OUTPUT	HIGH	-		VCC_3V3_SYS
22	DSI to HDMI Card Device ID interrupt	DSI_EDID	INTERRUPT	IO EXPANDER-P25		INPUT	HIGH	LOW		VCC_3V3_SYS
23	Power Delivery I2C Interrupt Request	PD_I2C_IRQ	INTERRUPT	IO EXPANDER-P26		INPUT	HIGH	LOW		VCC_3V3_SYS
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER-P27		OUTPUT	LOW	HIGH		VCC_3V3_SYS
IO EXPANDER – 02										
1	M.2 module Bluetooth LDO Enable	BT_EN_SOC	ENABLE	IO EXPANDER-P00		OUTPUT	HIGH	HIGH		VCC_3V3_SYS
2	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER-P01		OUTPUT	LOW	HIGH		VCC_3V3_SYS
3	WiLink Enable	WL_LT_EN	ENABLE	IO EXPANDER-P10		OUTPUT	HIGH	HIGH		VCC_3V3_SYS
4	SoC I2C2 & MCAN MUX Selection	SoC_I2C2_MCAN_SEL	CONTROL	IO EXPANDER-P20		OUTPUT	HIGH	-		VCC_3V3_SYS
5	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER-P21		OUTPUT	HIGH	LOW		VCC_3V3_SYS
6	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER-P22		OUTPUT	HIGH	LOW		VCC_3V3_SYS
7	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER-P23		OUTPUT	HIGH	LOW		VCC_3V3_SYS
8	OLDI display Reset control GPIO	GPIO_OLDI_RSTn	RESET	IO EXPANDER-P24		OUTPUT	HIGH	LOW		VCC_3V3_SYS
9	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	RESET	IO EXPANDER-P25		OUTPUT	HIGH	LOW		VCC_3V3_SYS
10	eMMC Reset control GPIO	GPIO_EMMC_RSTn	RESET	IO EXPANDER-P26		OUTPUT	HIGH	LOW		VCC_3V3_SYS
11	WLAN Reset control GPIO	SOC_WLAN_SDIO_RST	RESET	IO EXPANDER-P27		OUTPUT	HIGH	LOW		VCC_3V3_SYS


Designed for TI by Mistral Solutions Pvt Ltd




Title: GPIO MAPPING TABLE

Size	PROC164E1-1	Rev	E1-1
Date:	Thursday, November 16, 2023	Sheet	8 of 47


USB TYPE-C POWER




TYPE-C DUAL PD CONTROLLER



POWER INDICATION LED: VBUS_TYPEC1




BP_NoWait Safe Configuration




I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24

SPI EEPROM & PROGRAMMING HEADER



EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A




Designed for TI by Mistral Solutions Pvt Ltd




Title		USB TYPE-C
Size	C	PROC164E1-1
Date:	Thursday, November 16, 2023	Sheet 9 of 47
Rev	E1-1	

PERIPHERAL POWER SUPPLY-1


VinMin = 4.5V
 VinMax = 15V
 Vout = 5V @ 2A




2.5V (ETHERNET PHY), 1.0AMPS SUPPLY




1.8V VPP (eFUSE), 0.5AMPS SUPPLY




1.0V (ETHERNET PHY), 0.5AMPS SUPPLY



1.2V (HDMI), 0.5AMPS SUPPLY



3.3V/1.8V SD CARD IO SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY-1

Size PROC164E1-1

Date: Friday, December 01, 2023


Rev E1-1

Sheet 10 of 47

PERIPHERAL POWER SUPPLY-2


3.3V, 10.0 AMPS SUPPLY

VinMin = 4.5V
 VinMax = 15V
 Vout = 3.3V @ 10A




PCB Note: Short LM5141_AGND and DGND at single point

(34) ETH_CAN_INH_PREREG >> DNI R75 EN_LM5141_ON




PMIC Config option



Silk: PMIC_PROG

SOC POWER SUPPLY PMIC




Route as Pseudo differential pair trace from Load (Remote Sense) (See "PCB Notes")

Silk: PMIC

PMIC uses default I2C1 ADDR: 0x48, 0x49, 0x4A, 0x4B


When VDD_CORE = 0.75V
Depopulate R151 & Populate R156

PMIC POWER INDICATION LED



PMIC PUSH BUTTON LOGIC


R157	VDD_CORE VOLTAGE
Mounted	0.85 V (DEFAULT)
Not Mounted	0.75 V




Note: When R157 is DNI, Push Button (SW2) becomes operational through internal pullup on PMIC GPIO3

Silk: PMIC_CORE_CONFIG

VCC_3V3_SYS LOAD SWITCH



This pulldown provides a defined logic state when DVDD3V3 is not sourced









Designed for TI by Mistral Solutions Pvt Ltd



Title: SOC POWER SUPPLY PMIC		
Size: C	PROC164E1-1	Rev: E1-1
Date: Friday, December 01, 2023	Sheet: 12 of 47	

CURRENT MONITORING DEVICES - 1



Note: The design supports current/voltage measurements using either INA228 or INA231. INA228 will be populated on the the SK (Implemented via stacked PCB footprint).

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1	VDD_LPDDR4	47

Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES - 1







Size PROC164E1-1

Rev E1-1

Date: Thursday, November 16, 2023

Sheet 13 of 47

CURRENT MONITORING DEVICES - 2



Note: The design supports current/voltage measurements using either INA228 or INA231. INA228 will be populated on the the SK (Implemented via stacked PCB footprint).

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1	VDD_LPDDR4	47

Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES - 2


Size PROC164E1-1

Date: Thursday, November 16, 2023













Rev E1-1

Sheet 14 of 47

SOC POWER



Note: Ok to use 6.3V caps









Designed for TI by Mistral Solutions Pvt Ltd




Title		SOC POWER	
Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	15 of 47

SOC POWER DECAPS



SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title		SOC POWER CAPS & SOC VSS	
Size	PROC164E1-1	Rev	
C			
Date:	Thursday, November 16, 2023	Sheet	16 of 47


SOC LPDDR4 INTERFACE



LPDDR4 POWER DECAPS



LPDDR4 DEVICE



Designed for TI by Mistral Solutions Pvt Ltd



Title: SOC LPDDR4 INTERFACE



Size: PROC164E1-1

Date: Friday, December 01, 2023


Rev: E1-1

Sheet 17 of 47




M.2 INTERFACE - SDIO



M.2 LEVEL TRANSLATOR



Note: R4 and R5 acts as a voltage divider to source 1.8V I/O pin (since OE refers to VCCA) from 3.3V output of I/O Expander.




Designed for TI by Mistral Solutions Pvt Ltd




Title		M.2 CONNECTOR I/F	
Size	PROC164E1-1	Rev	E1-1
Date	Thursday, November 16, 2023	Sheet	18 of 47

SOC - MMC Interface




CAD Note: Place R406 and R316 near to the SoC (U18)

eMMC FLASH



eMMC FLASH RESET




Designed for TI by Mistral Solutions Pvt Ltd




Title		eMMC FLASH INTERFACE	
Size	PROC164E1-1	Rev	E1-1
Date	Friday, December 01, 2023	Sheet	19 of 47

SD CARD INTERFACE




Place near to SD Card Connector

OSPI FLASH




NOTE:
 For QSPI Configuration
 Remove OE resistors from the following
 1.OSPI_DQ4 to OSPI_DQ7 nets (RA2)
 2.OSPI_INTn (R129)
 OSPI NOR Flash can be replaced with the Footprint compatible OCTAL NAND Flash (Mfr Part# W35N01JWTBAG)

Place RA3 & RA2 closer to Memory



SOC OSPI INTERFACE



Place R417 close to the Memory


Place R396 closer to the SoC

Tripad R421 & R417 to avoid stubs

Place R400 close to the SOC Ball with as little trace as possible

OSPI0_LBCLK series resistors(R400 and R421) are DNI

OSPI FLASH RESET




Designed for TI by Mistral Solutions Pvt Ltd




Title		OSPI INTERFACE	
Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	21 of 47

BOARD ID EEPROM



TEMPERATURE SENSORS




Designed for TI by Mistral Solutions Pvt Ltd



Title BOARD ID EEPROM & TEMPERATURE SENSORS





Size	PROC164E1-1	Rev	
C		E1-1	
Date:	Thursday, November 16, 2023	Sheet	22 of 47

CPSW3G RGMII 1 - PHY




PHY ADDRESS = 00000
 Auto-negotiation Enabled
 10/100/1000 advertised, Auto-MDI-X
 Tx Clock Skew = 0ns
 Rx Clock Skew = 2ns

CPSW3G RGMII 2 - PHY






RJ45 CONNECTOR WITH INTEGRATED MAGNETICS

CON_RJ45-14_LPJG16314A4NL
Silk: RGMII-2



PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns



Designed for TI by Mistral Solutions Pvt Ltd




Title		CPSW3G RGMII 2 - PHY	
Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	24 of 47

SOC CPSW3G ETHERNET INTERFACE



SOC & ETHERNET PHY CLOCK BUFFER



Designed for TI by Mistral Solutions Pvt Ltd



Title: ETHERNET PHY CLOCK BUFFER & LED DRIVER


Size: PROC164E1-1
C

Rev: E1-1

Date: Friday, December 01, 2023

Sheet 25 of 47


I2C BUS BUFFER



TA Header Configuration

Mount : R201, R202, R479
Demount: R483, R576, R577

40-PIN TEST AUTOMATION HEADER



Silk: AUTOMATION HDR

TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESEtn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on SOC_GPIO1_23 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to IO Expander to Communicate with SOC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION


Size PROC164E1-1

Date: Thursday, November 16, 2023




Rev E1-1

Sheet 26 of 47


BOOTMODE IO EXPANDER



BOOT MODE BUFFERS



BOOT MODE SWITCHES



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. ETHERNET
6. USB0 DFU
7. USB0 MS

Designed for TI by Mistral Solutions Pvt Ltd



Title BOOT MODE BUFFER & SWITCHES


Size PROC164E1-1
C

Rev E1-1

Date: Friday, December 01, 2023



Sheet 27 of 47

XDS110 DEBUGGER






Signal	Pin	Function
(29) XDS110_TCK	33	TM4C129 TCK
(29) XDS110_TMS	34	TM4C129 TMS
(29) XDS110_TDO	35	TM4C129 TDO
(29) XDS110_TD1	36	TM4C129 TD1
(29) XDS110_TRSTn	37	TM4C129 TRSTn
TP95	100	TM4C129 TCK
TP94	99	TM4C129 TMS
TP93	98	TM4C129 TDO
TP92	97	TM4C129 TDO
PA0/UORX	33	PA0/UORX
PA1/UOTX	34	PA1/UOTX
PA2/SSIOCLK	35	PA2/SSIOCLK
PA3/SSIOFSS	36	PA3/SSIOFSS
PA4/SSIOXDAT0	37	PA4/SSIOXDAT0
PA5/SSIOXDAT1	38	PA5/SSIOXDAT1
PA6	39	PA6
PA7	40	PA7
PC0/TCK/SWCLK	95	PC0/TCK/SWCLK
PC1/TMS/SWDIO	96	PC1/TMS/SWDIO
PC2/TDI	97	PC2/TDI
PC3/TDO/SWO	98	PC3/TDO/SWO
PC4/C1+	99	PC4/C1+
PC5/C1+	100	PC5/C1+
PC6/C0+	101	PC6/C0+
PC7/C0+	102	PC7/C0+
PE0/AIN3	15	PE0/AIN3
PE1/AIN2	14	PE1/AIN2
PE2/AIN1	13	PE2/AIN1
PE3/AIN0	12	PE3/AIN0
PE4/AIN9	123	PE4/AIN9
PE5/AIN8	124	PE5/AIN8
PG0	49	PG0
PG1	50	PG1
PJ0	116	PJ0
PJ1	117	PJ1
PL0	81	PL0
PL1	82	PL1
PL2	83	PL2
PL3	84	PL3
PL4	85	PL4
PL5	86	PL5
PL6/USB0DP	94	PL6/USB0DP
PL7/USB0DM	93	PL7/USB0DM
PN0	107	PN0
PN1	108	PN1
PN2	109	PN2
PN3	110	PN3
PN4	111	PN4
PN5	112	PN5
PQ0	5	PQ0
PQ1	6	PQ1
PQ2	11	PQ2
PQ3	27	PQ3
PQ4	102	PQ4
PP0/C2+	118	PP0/C2+
PP1/C2-	119	PP1/C2-
PP2	103	PP2
PP3	104	PP3
PP4	105	PP4
PP5	106	PP5

JTAG SOC SECTION



BUFFER XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER



Size PROC164E1-1

Rev E1-1



Date: Thursday, November 16, 2023

Sheet 29 of 47


cTI20 JTAG BUFFERS



JTAG CLOCK BUFFER




JTAG 20 PIN cTI CONNECTOR



Silk: cTI

Add an external ESD protection to provide system level ESD protection



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR








Size PROC164E1-1

Rev E1-1


Date: Friday, December 01, 2023

Sheet 30 of 47

FT4232 UART




SOC WKUP DOMAIN






Note: RC is used for slew rate control when the I2C interface is pulled to 3.3V supply. A pullup is recommended irrespective of the IO configuration.


SOC I2C2/MCAN1 MUX




SOC GPMC



MCAN1 HEADER




GPMC HEADER



NOTE: J4, J11 & J14 will be used together when plugging in GPMC NAND (x8) Board.

BOOTMODE PINS



NOTE: 1K Resistor at the output of the buffer is recommended when the bootmode pins are used for alternate functions

Designed for TI by Mistral Solutions Pvt Ltd



Title: SOC WKUP & GPMC



Size: PROC164E1-1

Date: Friday, December 01, 2023


Rev: E1-1

Sheet 32 of 47


USER EXPANSION CONNECTOR



Note: Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)



LOAD SWITCHES FOR USER EXPANSION CONNECTOR



NOTE:

AM62P Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62P Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.


Designed for TI by Mistral Solutions Pvt Ltd




Title USER EXPANSION CONNECTOR

Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	33 of 47


SOC - MCU DOMAIN



SoC MCU UART0 FET BUS SWITCH



MCU EXPANSION HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title: MCU HEADER



Size: PROC164E1-1

Date: Friday, December 01, 2023


Rev: E1-1

Sheet 34 of 47


USB1 TYPE-A




Note: Refer data sheet USB VBUS Design Guidelines section.




USB0 TYPE-C DRP



POWER RAIL LEDS



USER TEST LEDS




Designed for TI by Mistral Solutions Pvt Ltd



Title		USB0 TYPE-C DRP & USER TEST LED	
Size	PROC164E1-1	Rev	E1-1
Date:	Thursday, November 16, 2023	Sheet	36 of 47

SoC MAIN UART1 FET BUS SWITCH & VOLTAGE LEVEL TRANSLATOR



OEn	SEL	INPUT/OUTPUT An	
L	L	An=nB1	SOC - EXP CONN
L	H (DEFAULT)	An=nB2	SOC - FT4232


2DIR=H : 2A ->2B
1DIR=L : 1B ->1A

Designed for TI by Mistral Solutions Pvt Ltd




Title: SoC UART1 FET SWITCH & BUFFER		
Size: C	PROC164E1-1	Rev: E1-1
Date: Friday, December 01, 2023	Sheet: 37 of 47	

SOC CSI INTERFACE



I2C SWITCH FOR SoC MAIN I2C2







Designed for TI by Mistral Solutions Pvt Ltd



Title: SOC CSI INTERFACE

Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	38 of 47

SOC OLDI INTERFACE





Designed for TI by Mistral Solutions Pvt Ltd



Title		SOC OLDI INTERFACE	
Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	39 of 47

SOC DSI INTERFACE




Designed for TI by Mistral Solutions Pvt Ltd




Title SOC DSI INTERFACE

Size	PROC164E1-1	Rev	E1-1
Date:	Friday, December 01, 2023	Sheet	40 of 47


AUDIO CODEC



AUDIO CODEC RESET




CODEC I2C ADDRESS SELECTION




MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B

IO EXPANDER



SOC MAIN McASP1 FET BUS SWITCH & VOLTAGE LEVEL TRANSLATOR



OEn	SEL	INPUT/OUTPUT An	
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI

Designed for TI by Mistral Solutions Pvt Ltd



Title IO EXPANDER

Size PROC164E1-1





Date: Friday, December 01, 2023








Rev E1-1

Sheet 42 of 47

HDMI INTERFACE


U18M	VOUT0_DATA0	AE24	SoC VOUT0_DATA0
	VOUT0_DATA1	W23	SoC VOUT0_DATA1
	VOUT0_DATA2	AA23	SoC VOUT0_DATA2
	VOUT0_DATA3	Y23	SoC VOUT0_DATA3
	VOUT0_DATA4	AB23	SoC VOUT0_DATA4
	VOUT0_DATA5	AD23	SoC VOUT0_DATA5
	VOUT0_DATA6	AC23	SoC VOUT0_DATA6
	VOUT0_DATA7	AE23	SoC VOUT0_DATA7
	VOUT0_DATA8	AE22	SoC VOUT0_DATA8
	VOUT0_DATA9	AC22	SoC VOUT0_DATA9
	VOUT0_DATA10	W22	SoC VOUT0_DATA10
	VOUT0_DATA11	AE21	SoC VOUT0_DATA11
	VOUT0_DATA12	AD21	SoC VOUT0_DATA12
	VOUT0_DATA13	AC21	SoC VOUT0_DATA13
	VOUT0_DATA14	AA20	SoC VOUT0_DATA14
	VOUT0_DATA15	Y20	SoC VOUT0_DATA15
	VOUT0_PCLK	Y21	SoC VOUT0_PCLK R110 0E HDMI PCLK
	VOUT0_DE	W21	SoC VOUT0_DE
	VOUT0_HSYNC	AC20	SoC VOUT0_HSYNC
	VOUT0_VSYNC	W20	SoC VOUT0_VSYNC
			XAM62P54UMHIAMH






SOC RESET


MCU WARM RESET




SOC WARM RESET



USER INTERRUPT



RESET & INT DEBOUNCE CIRCUIT



Designed for TI by Mistral Solutions Pvt Ltd



Title RESET


Size C
PROC164E1-1

Rev E1-1

Date: Friday, December 01, 2023

Sheet 45 of 47

CAN-FD FAST WAKE UP SW



Designed for TI by Mistral Solutions Pvt Ltd



Title CAN FD WKUP SW

Size C PROC164E1-1

Rev E1-1

Date: Thursday, November 16, 2023


Sheet 46 of 47

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- All MSL components should be baked as per JEDEC standard.
- PCB should be baked at 120 degree for 8 hours.
- Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- These assemblies are ESD sensitive, ESD precautions shall be observed.
- These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Provide serial numbers to the assembled boards for identification.
- The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOS




AM62P SOCKET



JUMPERS



FIDUCIALS



LABELS

Board Serial No.




Assembly Revision



SCREW & WASHER FOR PCIe M.2



HOUSING & CRIMP FOR DSI AND OLDI HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title: HARDWARE SCHEMATICS

Size: PROC164E1-1

Rev: E1-1

Date: Thursday, November 16, 2023

Sheet 47 of 47