




PRG1



Title			
SOM_AM6442+PH1A90			
Size C	Document Number REVISION HISTORY		Rev V1.0
Date:	Tuesday, January 21, 2025	Sheet	14 of 24



VCC_RV3_SYS

R767 10K 1% RES0402_0-5

R763 NC/2.49K 1% RES0402_0-5

R769 3.78K 1% RES0402_0-5

R775 10K 1% RES0402_0-5

R773 NC/2.49K 1% RES0402_0-5

R762 NC/2.49K 1% RES0402_0-5

R768 NC/2.49K 1% RES0402_0-5

R764 2.49K 1% RES0402_0-5

R759 NC/2.49K 1% RES0402_0-5

R756 2.49K 1% RES0402_0-5

R755 2.49K 1% RES0402_0-5

R765 NC/2.49K 1% RES0402_0-5

R760 NC/2.49K 1% RES0402_0-5

R776 NC/2.49K 1% RES0402_0-5

GND

PRG1_ROM0I1_R00

PRG1_ROM0I1_R02

PRG1_ROM0I1_RX_CTL

PRG1_ETH1_LED_1000

PRG1_ETH1_LED_ACT

PRG1_ETH1_GPIO_0

PRG1_ETH1_GPIO_1

D-Note :-
Add an isolation resistor (0R)
to SoC GPIO for debug and
testing

TO SOCKETS


PRG1_ETH1_D0P		PRG1_ETH1_D0P	23
PRG1_ETH1_D0M		PRG1_ETH1_D0M	23
PRG1_ETH1_D1P		PRG1_ETH1_D1P	23
PRG1_ETH1_D1M		PRG1_ETH1_D1M	23
PRG1_ETH1_D2P		PRG1_ETH1_D2P	23
PRG1_ETH1_D2M		PRG1_ETH1_D2M	23
PRG1_ETH1_D3P		PRG1_ETH1_D3P	23
PRG1_ETH1_D3M		PRG1_ETH1_D3M	23
GPIO_RGMII_RST		GPIO_RGMII_RST	17,23
PRG1_ETH1_LED_1000		PRG1_ETH1_LED_1000	23
PRG1_ETH1_LED_ACT1		PRG1_ETH1_LED_ACT1	23
PRG1_ETH1_LED_0		PRG1_ETH1_LED_0	23

D-Note :-
The caps and values used
are as per the EPHY data
sheet recommendations

D-Note :-
Add 10 nF cap for
each supply rail
Refer EPHY data
sheet

D-Note :-
XI clock Input amplitude allowed is 1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock amplified is 3.3V


D-Note :-
Add a parallel 22 pF cap
These changes are for
Ethernet compliance test
performance improvement



D-Note :-
VDDA1P8
These are LDO outputs
Do not short. Add
individual TPs for
testing

	PRG1_RGMIIH_TDO	28			
	PRG1_RGMIIH_TD0	27	TX_D0		DIVCLK
	PRG1_RGMIIH_TXD1	26	TX_D1		
	PRG1_RGMIIH_TXD2	25	TX_D2		
	PRG1_RGMIIH_TXC	24	GTX_CLK		
	PRG1_RGMIIH_TXC_CTL	37	TX_ENVTX_CTRL		
	PRG1_RGMIIH_RD0	33			
	PRG1_RGMIIH_RD1	32	RX_D0		
	PRG1_RGMIIH_RD2	35	RX_D1		
	PRG1_RGMIIH_RD3	36	RX_D2		
	PRG1_RGMIIH_RXC	34	RX_CLK		
	PRG1_RGMIIH_RXC_CTL	38	RX_CLK_DIVRX_CTRL		
	PRG1_RGMIIH_ETH1_CLK	15			
		X14	xi		
		X19	x0		
		X20	JTAG_CLK		
		X21	JTAG_TMS		
		X23	JTAG_TDI		
		X24	JTAG_TDO		
TP20_SMD	PRG1_ETH1_CLK_OUT	18	CLK_OUT		
TP113	PRG1_MDIO_MDC	16	MDC		
-0.5	PRG1_MDIO_MDIO	17	MDIO		
-0.5	PRG1_RGMIIH_INTN_R	44	INT/PWDN		
-0.5	PRG1_ETH1_RBISAS	12	RBISAS		
-0.5	PRG1_RGMIIH_RESETE_N	43			


D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration



To Processor	16,18,24 PRG1_RGMII_INnTs 14 PRG1_RGMII_RD0 14 PRG1_RGMII_RD1 14 PRG1_RGMII_RD2 14 PRG1_RGMII_RD3 14 PRG1_RGMII_RXC 14 PRG1_RGMII_RX_CTL 14 PRG1_RGMII_1000R_ER 14 PRG1_RGMII_RX_Link	>>> >>> >>> >>> >>> >>> >>> >>>	PRG1_RGMII_RD0 PRG1_RGMII_RD1 PRG1_RGMII_RD2 PRG1_RGMII_RD3 PRG1_RGMII_RXC PRG1_RGMII_RX_CTL PRG1_RGMII_1000R_ER PRG1_RGMII_RX_Link
FROM Processor	13,16,18,21,24 PORQ_OUT	>>>	PORQ_OUT
From Processor	14 PRG1_RGMII_TD0 14 PRG1_RGMII_TD1 14 PRG1_RGMII_TD2 14 PRG1_RGMII_TD3 14 PRG1_RGMII_TXC 14 PRG1_RGMII_TX_CTL	>>> >>> >>> >>> >>> >>>	PRG1_RGMII_TD0 PRG1_RGMII_TD1 PRG1_RGMII_TD2 PRG1_RGMII_TD3 PRG1_RGMII_TXC PRG1_RGMII_TX_CTL
From Processor	14,18,23 PRG1_MDIO_MDC 14,18,23 PRG1_MDIO_MDC	>>> >>>	PRG1_MDIO_MDC PRG1_MDIO_MDC
From Processor	21 PRG1_ETH1_GPO_0 21 PRG1_ETH1_GPO_1	>>> >>>	PRG1_ETH1_GPO_0 PRG1_ETH1_GPO_1
To FPGA	16 PRG1_RGMII_ETH1_CLK	>>>	PRG1_RGMII_ETH1_CLK

DIO Pins are common to both I/O banks (this to be verified)

Decaps



ICSSG RGMII 2 - ETHERNET PHY

D-Note :-
The caps and values used are as per the EPHY data sheet recommendations


D-Note :-
Add 10 nF cap for each supply rail
Refer EPHY data sheet

D-Note :-
Provide provision for Series resistor based on EPHY for RX signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is 1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock amplified is 3.3V

D-Note :-
Add a parallel 22 pF cap These changes are for Ethernet compliance test performance improvement


STRAPPING RESISTORS




D-Note :-
Add an isolation resistor (0R) to SoC GPIO for debug and testing

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation



TO SOCKETS




D-Note :-
VDDA1P8
These are LDO outputs Do not short. Add individual TPs for testing



D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration



PRG1 (ICSSG) ETH2 RESET



Off Page Connections

