


REVISION HISTORY


VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
v1.0	2024/11				

POWER BLOCK DIAGRAM 1



AM6442

VCC_5V0_SYS POWER SUPPLY



TO SOCKETS

VIN_5V0_PG << VIN_5V0_PG 23



SOC_POWER_RSTn << SOC_POWER_RSTn 24

VCC_3V3_SYS POWER SUPPLY

3.3V, 3.0AMPS SUPPLY


D-Note :-
Add a Jumper or OR
for isolation or
Current measurement
for preproduction
board

D-Note :-
Add a Jumper or OR
for isolation or
Current measurement
for preproduction
board



VOLTAGE SUPERVISOR



Core Voltage Monitor (VDDAR_CORE/VDD_CORE)



For 0.75: VDD_CORE < 0.715 assert PORz
For 0.85: VDD_CORE < 0.82 asserts PORz

CORE VOLTAGE	RES TO BE PLACED
0.75V	R1 = 4.3K
0.85V	R2 = 6.34K

VCC_5V0_SYS MONITOR




Off Page Connections

VIN_MON_PORz 3V3_PG << VIN_MON_PORz_3V3_PG 6.16


VCC3V3_SYS_PG << VCC3V3_SYS_PG 5.24

SoC POWER SUPPLIES


1.8V IO, 3.0 AMPS SUPPLY




1.2V, 2.0 AMPS SUPPLY



1.8V VPP, 0.5 AMP SUPPLY



1.8V Analog , 1 AMP SUPPLY




Off Page Connections


4 VCC_CORE_PG <-> VCC_CORE_PG
5.24 VPP_LDO_EN <-> VPP_LDO_EN
4.8.16 VIN_MON_POR2_3V3_PG <-> VIN_MON_POR2_3V3_PG

VCC_CORE_EN <-> VCC_CORE_EN 19
VDD_OV85_EN <-> VDD_OV85_EN 19
VCC3V3_SYS_PG <-> VCC3V3_SYS_PG 4.24

0.75 /0.85V, 3.0 AMPS SUPPLY




0.85 V, 1.5 AMPS SUPPLY



D-Note :-
An alternative way to source the VPP is to use an external supply. The required caps and termination/Discharge resistor are recommended to be placed near to the SoC VPP pin.
SoC GPIO output can be used to control or time the external power supply output

D-Note :-
Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach.
It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.




TO SOCKETS


5.24 VPP_LDO_EN <-> VPP_LDO_EN

Title			
SOM_AM6442+PH1A90			
Size	Document Number	Rev	
C	REVISION HISTORY	V1.0	
Date	Tuesday, January 21, 2025	Sheet	5 of 24


LEVEL TRANSLATOR




VTT SUPPLY FOR DDR4




2.5 V, 2.0 AMPS SUPPLY



1.0 V, 2.0 AMPS SUPPLY FOR ETHERNET PHY



2.5V, 0.5 AMP SUPPLY



Off Page Connections


4.16 VIN_MON_PORz_3V3_PG >> VIN_MON_PORz_3V3_PG
24 MCU_SAFETY_ERRORz_3V3 >> MCU_SAFETY_ERRORz_3V3

Title		
SOM_AM6442+PH1A90		
Size	Document Number	Rev
C	REVISION HISTORY	1.0
Date:	Tuesday, January 21, 2025	Sheet 6 of 24

SoC POWER

D-Note :-
Recommend implementing the voltage monitoring functionality using VMON_VSYS for early detection of supply failure
It is meant to be a power-fail indicator for the main input (higher) voltage rail that enters the PCB. For example, 5, 12, or 24 volts.
The error associated with this monitor would require you to set the threshold significantly lower than the nominal to avoid false trigger
Refer System Power Supply Monitor Design Guidelines section of the data sheet

D-Note :-
Use 1% tolerance resistor



D-Note :-
Add a filter cap Refer System Power Supply Monitor Design Guidelines section of SoC data sheet

D-Note :-
VDDAR_OP85_SERDES0, VDDAR_I18_SERDES
Refer usage note in the Pin connectivity table


D-Note :-
VDDA_3P3_SDIO Connect to output of load switch when UHS-I speed is used

D Note :-
Mount R699 and DNI R698 when SR2.0 Device is used
Mount R698 and DNI R699 when SR1.0 Device is used
Currently shipped device are SR2.0

D-Note :-
Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used. It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen. Grounding the USB supplies as per pin connectivity requirements when not used saves power when low power is a critical requirement.

D-Note :-
Select a capacitor with ESR < 1 Ω .
Ensure the PCB loop inductance is < 2.5 nH
Select 0201 package or smallest possible package
Refer SoC Data sheet

D-Note :-
VDDSHV_SD_IO
Refer pin connectivity table when SD card interface is not used




D-Note :-
Increase voltage rating to 10V or 16V to include the effect of DC bias

CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

D-Note :-
A Trace connected to SOC is effectively an antenna that will pick up noise. A potential will be generated on the signal when noise couples into the antenna. This potential will be largest on the highest impedance end of the signal. By placing a pull-up or pull-down near the SOC pin, we force the highest potential to the open-circuit end of the signal rather than the SOC end of the signal.


CORE SUPPLY




D-Note :-
Ferrite is optional when SERDES0 is not used

D-Note :-
Bulk caps are optional when SERDES0 is not used

1.8V Analog SUPPLY




1.8V Analog SUPPLY




D-Note :-
Common SOC LVCMOS IO interface guidelines
1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps.
2. SOC LVCMOS inputs have minimum slow rate requirements specified
3. SOC IO buffers are off during Reset. A pull is required near to the attached device being driven by the SOC IOs
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals


SOC POWER SUPPLIES - DECAPS




Cad Note :- Place 0.1 uF caps near to SoC pins





Cad Note :- Place 0.1 uF caps near to SoC pins




Cad Note :- Place 0.1 uF caps near to SoC pins





Cad Note :- Place 0.1 uF caps near to SoC pins





Cad Note :- Place 0.1 uF caps near to SoC pins




Cad Note :-
To place after current sense resistor on VDD_CORE plane




Cad Note :- Place 0.1 uF caps near to SoC pins



Cad Note :- Place 0.1 uF caps near to SoC pins




SoC POWER - VSS




CAD Note:
Place CAP C541
between pins
J15 and J16

D-Note :-
ADC0_REFN
Connect the decap to J16 directly
Connect J16 to ground through a 01

Core & Array Core Supply Kelvin Sensing



R-Note :-
Internal testing
Circuit for testing of noise
level on the low voltage/high
current power rails




Title			
SOM_AM6442+PH1A90			
Size	Document Number		Rev
C	REVISION HISTORY		1/1.0
Date:	Tuesday, January 21, 2025	Sheet	8 of 24

D-Note :-
This family of processor implements a hard and dedicated PHY for eMMC interface.
The pull required for D0..D7, Clock and other eMMC interface control signals are enabled internal to the SOC during reset
Refer pin connectivity table for guidelines when eMMC is not used

D-Note :-
OE provision on MMC0_CLK
Helps improve signal integrity

SOC - MMC INTERFACE

D-Note :-
MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51)




R-Note :-
What is the reason we selected pulldown instead of pullup for eMMC, SD card or other peripherals?
Because there are cases where the clock is stopped or paused in a low logic state and the pull-down option is consistent with this logic state.


CAD Note :-
Place SOC clock output pulldown resistor near to the clock input pin of the attached (memory) device

D-Note :-
The GPIO reset option makes it possible for software to reset the attached device (eMMC or OSF1 or SD card or OLD10 or EPHY) without resetting the entire processor if there is a case where the peripheral becomes unresponsive.


D-Note :-
You could eliminate the GPIO option and only use the reset output (Warm or Cold), where software forces a warm reset if the peripheral becomes unresponsive. However, this will reset the entire device rather than trying to recover the specific peripheral without resetting the entire device.



TO SOCKETS



D-Note :-
The pulls required for D0..D7, Clock and other eMMC interface control signals are enabled internal to the SOC during reset and are eMMC JEDEC standard compliant
External pullup is optional and can be deleted on the custom board
Refer pin connectivity table for guidelines when eMMC is not used



D-Note :-
Ensure eMMC_RSTn Reset input is enabled in the eMMC device (eMMC non-volatile configuration space) for the reset logic to be functional

eMMC FLASH RESET


D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics

11,12,13,16,24 RESETSTATz



D-Note :-
In case ANDING logic is not used and the processor Main Domain warm reset status output (RESETSTATz) is used to reset the attached device, ensure the IO voltage level of the attached device matches the RESETSTATz IO voltage level. A level translator is recommended to match the IO voltage level. A resistor divider could be used alternatively, provided optimum impedance value of the resistor divider is selected. If too high the rise/fall time of the eMMC reset input could be slow and introduce too much delay. If too low it will cause the AM62x to source too much steady-state current during normal operation.

D-Note :-
ANDING logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDING logic.
IO level mismatch could cause supply leakage and affect SOC operation

eMMC FLASH




D-Note :-
Add additional decaps as required
Refer SK-AM62P-LP schematics



SOC OSPI INTERFACE

D-Note :-
These OR resistors are used for
configuring QSPI and OSPI
This is optional during custom board
design




Cad Note :-
Place R591 close to the ball with as little trace as possible

D-Note :-
External loopback clock series
resistors are DNI when DQS is
connected

OSPI FLASH


D-Note :-
Place series
resistor near
to the SoC

R-Note :-
SOC IO buffers are off during power-up. A pullup is recommended near to the attached device, to hold the attached device I/Os in a known state.
Use of Pullups are attached device dependent



OSPI FLASH RESET

D-Note :-
Add a series resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics




D-Note :-
ANDing logic additionally
performs level translation
Verify the Reset IO level
compatibility before optimizing
the reset ANDing logic.
IO level mismatch could cause
supply leakage and affect SOC
operation

Off Page Connections

To Level Translator DDR_VTT_EN **»»** **DDR VTT EN 6**

Title			
SOM_AM6442+PH1A90			
Size	Document Number		Rev
C	REVISION HISTORY		1/1.0
Date:	Tuesday, January 21, 2025	Sheet	11 of 24

SoC JTAG




D-Note :-
TRSTn is the reset to the JTAG logic. For normal operation, this is pulled low, and thus the JTAG remains in reset as it is not being used. When a JTAG pod is connected, the pod will eventually drive this signal high to release the JTAG logic from reset and enable a JTAG connection.

ADC CONNECTOR


D-Note :-
ADC inputs are not fail-safe. No input voltage should be applied before the SOC supply ramps. The SOC functionality could be affected if ADC inputs are applied before the SOC supply ramps
Use a FET or similar switch to control the input voltage in case they are available before the SOC supply ramps
The Switch needs to be enabled after the SOC supply ramps

D-Note :-
For connecting the ADC0 signals,
Refer Pin connectivity table when
entire ADC0 is not used or any
ADC input is not used




D-Note :-
ADC0 AIN when not used for ADC function can be used as General Purpose Input
The assignment of each ADC0 pin to the GPIO module is defined in the ADC0 Signal Description table found in the data sheet.


SOC USB 2.0




SOC SERDES



DIGITAL TEMPERATURE SENSOR



加密电路



Off Page Connections



sockets			
SoC_EMU0	SoC_EMU0	24	
SoC_EMU1	SoC_EMU1	24	
SoC_TCK	SoC_TCK	24	
SoC_TDI	SoC_TDI	24	
SoC_TDO	SoC_TDO	24	
SoC_TMS	SoC_TMS	24	
SoC_TRST#	SoC_TRST#	24	
	SERDES_REFCLK0_P		SERDES_REFCLK0_P
	SERDES_REFCLK0_N		SERDES_REFCLK0_N
	SERDES_RXP0		SERDES_RXP0
	SERDES_TXN0		SERDES_TXN0
	SERDES_TXP0		SERDES_TXP0
	SERDES_TXN0		SERDES_TXN0
	USBD_DP		USBD_DP
	USBD_DM		USBD_DM
	USBD_AB_ID		USBD_AB_ID
	USBD_USBD_VBUS		USBD_USBD_VBUS
	USBD_DRVBUS		USBD_DRVBUS

Title			
SOM_AM6442+PH1A90			
Size C	Document Number REVISION HISTORY		Rev v1.0
Date:	Tuesday, January 21, 2025	Sheet	12 of 24



D-Note :-
SOC IO buffers for signals used for GPMC interface are disabled during reset
The required pulls for the interfaced signals are provided on the GPMC interface card

D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot
Shorting the bootmode pins directly to VCC or ground directly is not recommended
Connect each of the bootmode pins through separate resistor
Choose the bootmode resistor value based on the use case (10K or similar)


D-Note :-
Add a series resistor OR
when used as GPMC0_CLK

GPMC


To Boot Mode Buffer ,
GPMC



BOOT MODE BUFFER



DIR = H: A -> B
DIR = L: B -> A
OE = H: output = Hi-Z



D-Note :-
When bootmode Isolation buffers are not used, connect the bootmode configuration resistors directly to the SOC bootmode input pins.
Connect the SOC bootmode signal used for alternate function to the attached device through OR for isolation or testing.

R-Note :-
Resistors are used to isolate the BOOTMODE control logic after the value is latched


Off Page Connections

To SOC 14 PRG1_PRU0_GPO18
14 PRG1_PRU0_GPO19

TO SOCKETS



PRG0




PRG1




D-Note :-
Add series resistors 22 R on the Ethernet interface TX (Tdx) signals near to the SoC

Off Page Connections

To and from ICSSG1
RGMII 2
Ethernet PHY




To and from ICSSG1
RGMII 1
Ethernet PHY



FOR GPWC




TO SOCKETS






D-Note :-
Add a series resistor 22R
to the SPI0 clock output
near to the SoC

D-Note :-
Add a series
resistor 22R to
the SPI1 clock
output near to
the SoC



D-Note :-
Reserved Pins.
Leave unconnected




D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V. An RC is recommended for slew rate control. Refer SR-AM62P-LP schematics


D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO


D-Note :-
RC for Open drain output type I2C interface for slew rate control when pulled to 3.3V
Refer SOC Data sheet

TO SOCKETS




Off Page Connections








D-Note :-
RC for Open drain
output type I2C slew
rate control



D-Note :-
SOC IO buffers are off
during reset. A pull is
recommended near to the
attached device that is
being driven by the SOC IO




D-Note :-
Processor IOs connected to MCU
expansion CONNECTOR are not fail-safe.
No external input shall be applied when
Starter Kit/EVM is not powered-up




D-Note :-
XO should be grounded
when an external
oscillator is used
Refer SOC data sheet

SYS CLOCK SOURCE




SYSTEM CLOCK BUFFER



LFP Designed for 25MHz Cutoff
Have to change resistor and capacitor values accordingly

D-Note :-
MCU OSC0 has been validated only with a 25 Mhz clock
source, so that is the only frequency supported.
The datasheet shows MCU OSC0 not starting until after
the core voltage because there are some cases where
the oscillator may not start until VDD CORE is valid.
In most cases it will start as early as VDD5_OSC0, but
this may not always be the case.
This diagram in the datasheet is showing the maximum
start-up time, which must include the case where the
delay is based on VDD CORE being valid.

SOC-MCU_GENERAL



D-Note :-
Add a series resistor
22R to the SPI1 clock
output near to the
SoC

D-Note :-
SOC POWER MON PORz (TPS3897)
provides the recommended
Hold time for MCU_PORz
active (low) at Power-up
after supplies valid (using
external crystal circuit)

D-Note :-
Not connecting a valid MCU_PORz could cause
unpredictable and probably random behavior,
since the device is not getting a valid reset,
internal circuits would be in random states.
Slow rising reset signal could cause
glitches internal to the SOC reset circuit.
Use a discrete buffer and have the fast rising
output of the buffer drive the MCU_PORz is
recommended

D-Note :-
MCU_PORz input have a maximum rise/fall time requirements when FMIC_POWERGOOD or
similar signal is connected to the MCU_PORz. Adjust the pullup to minimize the rise
time (100..200 ns) when using open drain output.
MCU_PORz is fail-safe and 3.3V tolerant. Therefore, you can pull the MCU_PORz signal
to 1.8V or 3.3V.



R-Note :-
C and R must be DNI.
Mounting these components
affects the output clock
amplitude and board
performance.

D-Note :-
MCU_PORz pull-down is used
to hold the SOC in reset
during power-up

D-Note :-
Pull-down resistors on PORz_OUT and RESETSTATz are provided
to keep the signal low until the processor is released from
reset during the power-up sequence

SOC RESET



D-Note :-
MCU SAFETY_ERRORz_1V8
Provision for a pulldown
Populate when attached
device is connected
Refer SOC data sheet pin
connectivity requirements






D-Note :-
Enable the
pullups

Off Page Connections


TO SOCKETS



Decaps



STRAPPING RESISTORS



PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns

D-Note :-
Add an isolation resistor (0R)
to SoC GPIO for debug and
testing

D-Note :-
ANDING logic additionally performs level
translation
Verify the Reset IO level compatibility
before optimizing the reset ANDING logic.
IO level mismatch could cause supply
leakage and affect SOC operation

TO SOCKETS

PRG1_ETH1_D0P	PRG1_ETH1_D0P	23
PRG1_ETH1_D0M	PRG1_ETH1_D0M	23
PRG1_ETH1_D1P	PRG1_ETH1_D1P	23
PRG1_ETH1_D1M	PRG1_ETH1_D1M	23
PRG1_ETH1_D2P	PRG1_ETH1_D2P	23
PRG1_ETH1_D2M	PRG1_ETH1_D2M	23
PRG1_ETH1_D3P	PRG1_ETH1_D3P	23
PRG1_ETH1_D3M	PRG1_ETH1_D3M	23
GPIO_RGMII1_RST	GPIO_RGMII1_RST	17.23
PRG1_ETH1_LED_1000	PRG1_ETH1_LED_1000	23
PRG1_ETH1_LED_ACT	PRG1_ETH1_LED_ACT	23
PRG1_ETH1_LED_0	PRG1_ETH1_LED_0	23

ICSSG RGMII 1 - ETHERNET PHY


D-Note :-
The caps and values used
are as per the EPHY data
sheet recommendations

D-Note :-
Add 10 nF cap for
each supply rail
Refer EPHY data
sheet


D-Note :-
Provide provision for
Series resistor
based on EPHY for RX
signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is
1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock
amplified is 3.3V

D-Note :-
Add a parallel 22 pF cap
These changes are for
Ethernet compliance test
performance improvement




PRG1 (ICSSG) ETH1 RESET



Off Page Connections

To Processor	16,18,24 PRG1_RGMII1_INTn 14 PRG1_RGMII1_RD0 14 PRG1_RGMII1_RD1 14 PRG1_RGMII1_RD2 14 PRG1_RGMII1_RD3 14 PRG1_RGMII1_RXC 14 PRG1_RGMII1_RX_CTL 14 PRG1_RGMII1_1000RX_ER 14 PRG1_RGMII1_RX_Link	PRG1_ETH1_INTn PRG1_ETH1_RD0 PRG1_ETH1_RD1 PRG1_ETH1_RD2 PRG1_ETH1_RD3 PRG1_ETH1_RXC PRG1_ETH1_RX_CTL PRG1_ETH1_1000RX_ER PRG1_ETH1_RX_Link
FROM Processor	13,16,18,21,24 PORz_OUT	PORz_OUT
From Processor	14 PRG1_RGMII1_TD0 14 PRG1_RGMII1_TD1 14 PRG1_RGMII1_TD2 14 PRG1_RGMII1_TD3 14 PRG1_RGMII1_TXC 14 PRG1_RGMII1_TX_CTL	PRG1_ETH1_TD0 PRG1_ETH1_TD1 PRG1_ETH1_TD2 PRG1_ETH1_TD3 PRG1_ETH1_TXC PRG1_ETH1_TX_CTL
From Processor	14,18,23 PRG1_MDIO_MDIO 14,18,23 PRG1_MDIO_MDC	PRG1_MDIO_MDIO PRG1_MDIO_MDC
TO FPGA	21 PRG1_ETH1_GPIO_0 21 PRG1_ETH1_GPIO_1	PRG1_ETH1_GPIO_0 PRG1_ETH1_GPIO_1
From Clock Buffer	16 PRG1_RGMII1_ETH1_CLK	PRG1_ETH1_ETH1_CLK

Decaps



ICSSG RGMII 2 - ETHERNET PHY

D-Note :-
The caps and values used are as per the EPHY data sheet recommendations

D-Note :-
Add 10 nF cap for each supply rail
Refer EPHY data sheet


D-Note :-
Provide provision for Series resistor based on EPHY for RX signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is 1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock amplified is 3.3V

D-Note :-

Add a parallel 22 pF cap
These changes are for Ethernet compliance test performance improvement


STRAPPING RESISTORS




D-Note :-
Add an isolation resistor (0R)
to SoC GPIO for debug and testing

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation




TO SOCKETS




D-Note :-
VDDA1P8
These are LDO outputs
Do not short. Add individual TPs for testing



D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration



PRG1 (ICSSG) ETH2 RESET



Off Page Connections

