

TMS320C6670 EVM Board for TI


Product name : DSPM-8302E

Rev. A103-1

PCB PN : 19C2830202

Project Code :

PCB Thickness : 62 mils(1.6mm)
12 Layers



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010, 2011 Texas Instruments Incorporated. All rights reserved. This document is proprietary to TI and is intended solely for use by TI and its customers. This document is not to be reproduced, distributed, or disclosed to other parties in its entirety or in part without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
20450 Century Blvd
Germantown, MD 20874
USA


TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	TITLE & TABLE OF CONTENTS
03	BLOCK DIAGRAM_AMC
04	POWER SEQUENCE
05	POWER CONSUMPTION
06	POWER DISTRIBUTION
07	CLOCK DIAGRAM
08	FPGA_BLOCK
09	Management Map
10	AMC GF
11	MMC
12	DSP_SRIO_SGMII_PCIE_MCM
13	DSP_DDR3
14	DSP_JTAG_EMU_AIF
15	DSP_MISC
16	DSP_CLOCK_Smart Reflex
17	DSP_POWERA
18	DSP_POWERB
19	DSP_POWERC
20	DSP_GND
21	CLOCK_GEN1
22	CLOCK_GEN2
23	CLOCK_GEN3
24	DDR3
25	DDR3_ECC
26	USB-JTAG
27	Gbs Ethernt PHY
28	RJ45
29	Connectors for MCM & Debug
30	FPGA_XC3S200AN_A

Page	Description
31	FPGA_XC3S200AN_B
32	FPGA_XC3S200AN_C
33	Power ucd9222_CVDD& VCC1V0
34	Power_1.2V/1.8V/2.5V/0.75V
35	Power_VCC5 / VCC3_AUX
36	Power_VCC1V5

TMS320C6670 EVM BLOCK DIAGRAM


AMC Board



Miscellaneous I/O 80 Pin conn. Signal

PIN	Port mapping
02	VCC5
04	VCC5
06	GND
08	GND
10	
12	VCC3V3_AUX
14	VCC3V3_AUX
16	GND
18	GND
20	
22	VCC1V8_AUX
24	VCC1V8_AUX
26	GND
28	GND
30	
32	
34	
36	
38	
40	

PIN	Port mapping
42	
44	
46	
48	
50	GPIO00
52	GPIO01
54	GPIO02
56	GPIO03
58	GPIO04
60	GPIO05
62	GPIO06
64	GPIO07
66	GPIO08
68	GPIO09
70	GPIO10
72	GPIO11
74	GPIO12
76	GPIO13
78	GPIO14
80	GPIO15



PIN	Port mapping
01	Gnd
03	SDA
05	SCL
07	
09	
11	
13	
15	
17	
19	
21	
23	
25	
27	
29	
31	
33	
35	
37	
39	

PIN	Port mapping
41	
43	
45	
47	CLK3_SYNC
49	CLK2_SYNC
51	PHYSYNC_R
53	RADSYNC_R
55	TIM10
57	TIM00
59	TIM11
61	TIM01
63	SSPMISO
65	SSPMOSI
67	SSPCS1
69	SSPCK
71	UARTTXD
73	UARTRXD
75	UARTRTS
77	UARTCTS
79	Gnd


AMC Port mapping

PIN	Port mapping
TCLKA	TCLKA
TCLKB	TCLKB
FCLKA	100MHz
00	SGMII
01	
02	
03	
04	PCI-E_1
05	PCI-E_2
06	
07	
08	SRIO_1
09	SRIO_2
10	SRIO_3

PIN	Port mapping
11	SRIO_4
12	AIF_0
13	AIF_1
14	AIF_2
15	AIF_3
16	TCLKC TCLKD
17	AIF_4
18	AIF_5
19	RP1FB & F/R(SYNC)
20	Expansion I2C & external RP1CLK
JTAG	AMC_JTAG

Power Sequence

Signal	Component	Power Plane
S0	MMC	VCC3V3_MP
S1		VCC12
S2	Other FT232H XC3S200AN	VCC3V3_AUX
S3	XC3S200AN	VCC1V8_AUX
S4	88E1111 XC3S200AN	VCC1V2
S5		PMBUS & UCD9222_ENA1
S6	DSP TMS320C6670	CVDD
S7		PMBUS & UCD9222_ENA2
S8	DSP TMS320C6670	VCC1V0
S9		VCC1V8_EN
S10	DSP TMS320C6670	VCC1V8
S11		VCC1V5_EN
S12	DDR3 DSP TMS320C6670	DDR3 SDRAM VCC1V5
S13		VCC0V75_EN
S14	DDR3 DSP TMS320C6670	DDR3 Vref VCC0V75
S15		VCC2V5_EN
S16	88E1111	VCC2V5
S17		VCC5_EN
S18	XDS560V2 Mazzenine Board	VCC5



Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.

XILINX_XC3S200AN
 1.2V_AUX (VCCINT)
 1.8V_AUX (VCC1V8_AUX)
 3.3V_AUX (VCCAUX)

XILINX_XC3S200AN

DSP TMS320C6670
 VCC1V0 Scaled/(CVDD)
 VCC1V8 Fixed/(CVDD1)
 VCC1V8/(DVD18)
 1.5V/(DDR3_IO)
 0.75V/(DDR3_Vref)

DSP TMS320C6670

88E1111 (PHY)
 2.5V
 1.2V

88E1111


When power on VDD → VCC1V0 scaled → VCC1V0 Fixed
 → VCC1V8 → 1.5V/(DDR3_IO) / 0.75V/(DDR3_Vref)
 When power down 1.5V/(DDR3_IO) / 0.75V/(DDR3_Vref) → VCC1V8 → VCC1V0 Fixed
 → VCC1V0 scaled → VDD

There is no specific power-up nor power-down sequence.

POWER CONSUMPTION

	V	I	Qty	Isub.	Efficiency	Max. Power Design			Operating (for Thermal)		Note
						Pd (W)	I12V	I3Vsb	Utilization	Pd (W)	
1.0V Adjustable core (12V-->1.0V)				9.750		0.914					UCD9222 +UCD74110
TMS320C6670	0.90	9.750	1	9.750	80%	10.969	0.914	x	70%	7.678	
1.0V Fixed core (12V-->1.0V)				4.520		0.419					UCD9222 +UCD74106
TMS320C6670	1.00	4.520	1	4.520	90%	5.022	0.419	x	70%	3.516	
1.5V (12V-->1.5V)				2.266		0.315					TPS54620
TMS320C6670	1.50	0.266	1	0.266	90%	0.443	0.037	x	70%	0.310	
DDR3	1.50	0.300	5	1.500	90%	2.500	0.208	x	100%	2.500	
0.75V(VTT for DDR3) 1.5V-->0.75V							x				TPS51200
DDR3	0.75	0.100	5	0.500	45%	0.833	0.069	x	70%	0.583	
3.3V_AUX (12V-->3.3V_AUX)				1.000		0.679					TPS54620
FPGA	3.30	0.024	1	0.024	85%	0.093	0.008	x	70%	0.065	
XDS560V2 Mazzenine Board	3.30	0.300	1	0.300	85%	1.165	0.097	x	70%	0.815	
FT2232H	3.30	0.210	1	0.210	85%	0.815	0.068	x	70%	0.571	
Others	3.30	0.660	1	0.660	85%	2.562	0.214	x	70%	1.794	
1.2V_AUX (3.3V_AUX-->1.2V_AUX)							x				TPS73701DCQ
FPGA	1.20	0.125	1	0.125	30%	0.500	0.042	x	70%	0.350	
88E1111	1.00	0.250	1	0.250	90%	0.278	0.023	x	70%	0.194	
1.8V (3.3V_AUX-->1.8V_AUX)							x				TPS73701DCQ
FPGA	1.80	0.200	1	0.200	46%	0.783	0.065	x	70%	0.548	
Others	1.80	0.100	1	0.100	46%	0.391	0.033	x	70%	0.274	
1.8V (1.8V_AUX-->1.8V)							x				TPS73701DCQ
TMS320C6670	1.80	0.116	1	0.116	46%	0.454	0.038	x	70%	0.318	
FT2232H	1.80	0.075	1	0.075	46%	0.293	0.024	x	70%	0.205	
2.5V (3.3V-->2.5V)							x				TPS73701DCQ
88E1111	2.50	0.210	1	0.210	65%	0.808	0.067	x	70%	0.565	
5V (12V-->5V)				1.000		0.490					TPS54231
XDS560V2 Mazzenine Board	5.00	1.000	1	1.000	85%	5.882	0.490	x	70%	4.118	
3.3V_MP (150mA)				0.048			x	0.048			
MMC_MSP430	3.30	0.048	1	0.048	100%	0.158	x	0.048	70%	0.111	
Total power consumption						Pmax.	I12V	I3VSB		Pop.	
						33.951	2.816	0.096		24.515	

POWER DISTRIBUTION



DDR3
 1.5V / 0.24A (VDD)*5 Total:1.2A
 0.75V / 0.25A (Vref)

Quad Core DSP
 TI_TMS320C6670
 VCC1V0 / 9.75A Scaled/(CVDD)
 VCC1V0 / 4.52A Fixed/(CVDD1)
 VCC1V8 / 0.15A (DVID18)
 1.5V / 0.47A (DDR3_IO)
 0.75V/(DDR3_Vref)

RS232
 3.3V

XDS560V2
Mazzenine Board
 5.0V / 1A
 3.3V / 0.3A

EEPROM
 3.3V

FT2232H(USB-JTAG)
 3.3V / 0.21A
 1.8V / 0.075A


MicronNAND FLASH
 1.8V / 0.02A

NOR FLASH
 Standby mode 1.8V/80uA

XILINX_XC3S200AN
 1.2V_AUX/ 0.125A (VCCINT)
 3.3V_AUX/ 0.024A (VCCAUX)



88E1111 (PHY)
 2.5V / 0.21A
 1.2V / 0.25A

CLOCK DIAGRAM



FPGA_BLOCK

Nyquist EVM (AMC) XILINX_XC3S200AN-4FTG256C




Designed for TI by ADVANTECH


Texas Instruments **ADVANTECH**

Title: **FPGA_BLOCK**

Size B	Document Number DSPM-8302E	Rev A103-1
Date: Friday, August 19, 2011	Sheet 8 of 36	

Management Map







- external RP1CLK
- Expansion I2C
- AIF CLK & FS
- AIF[4:5]
- TMDXEV6670Lx EVM rev 3.0
- TCLK also serves as a 30.72MHz LVDS clock to CLK3 PRI_REF for the AIF synchronization.
- TCLKp/n also serves as the DSP_TIM10 and DSP_TIM00 and 3.3V I/O respectively.
- TCLKp: output for DSP_TIM00.
- TCLKN: input for DSP_TIM10.
- AIF[0:3]
- SRIO[1:4]

TMDXEV6670Lx EVM rev 3.0
 TCLKB also serves as a 25.0MHz LVDS clock to CLK2 PRI_REF for the HyperLink synchronization.


Front panel and ESD Strip







OVP: ~12.7V+0.6V = ~13.3V



DC FAN Connet for DSP






DDR3 Slew-Rate Setting (DDRSRATE[1:0]):


- 00 Fastest
- 10 Fast
- 01 Slow
- 11 Slowest

Place these resistors at the end of the trace.




DSP CLOCK / RESET


- 250.00MHz Input
- 122.88MHz Input
- 66.67MHz Input
- 250.00MHz Input
- 122.88MHz Input
- 30.72MHz Input
- 122.88MHz Input
- 100.00MHz Input




Default setting install C379,C366 caps from AMC , remove C72,C68 caps from clk3 source
Not used external connection RP1CLKP/N need pull-up and pull-down resistors




Smart Reflex








1.8V





1.5V



1.0V Serdes







Designed for TI by ADVANTECH

TEXAS INSTRUMENTS ADVANTECH









Title: **DSP_GND**

Size B	Document Number DSPM-8302E	Rev A103-1
Date: Friday, August 19, 2011	Sheet 20 of 36	









CLOCK GEN1 (DDR3)





CLOCK GEN2





CLOCK GEN3









*** Data bits can be swapped within the byte lane to ease routing.**
*** Address/Command/Control/Clock routing must be Fly-By in byte order 0, 1, 2, 3 ECC, 4, 5, 6, 7.**



CO-LAYOUT




There are two combinations of DDR3
3.a. 512MB: 1410021410 (1Gb, X16)_DDR3-1333




FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT An	FUNCTION
L	nB ₁	A _n = nB ₁
H	nB ₂	A _n = nB ₂




Switch for JTAG emulation
 FT2232HL_RESET# = 0 --> AMC
 FT2232HL_RESET# = 1 --> Mini USB




Switch for JTAG emulation
 EXT_EMU_DET = 0 --> External / Mezzanine Emulator
 EXT_EMU_DET = 1 --> On board emulation

RJ-45





Heatsink Holes




AMC Hole

On board




(Bottom Side 3mm) Placed Capacitors


IPASS+HD for HyperLink Bus connection




80-pin Expansion Header

the interfaces on the 80-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS





Place near to FPGA



DSP 60 PIN Header
EEPROM
NOR FLASH

DSP SPI

DSP

DSP RESETS





MMC
PHY 88E1111
POWER SEQUENCE
PCIe CLOCK CONTROL
POWER SEQUENCE
POWER UCD9222



PCIe CLOCK CONTROL
Switches RESET

TCLKC/
PHY 88E1111
TCLKCp/n also serves as the DSP_TIMO0
and DSP_TIMIO and 3.3V I/O respectively.
Remove the SPI between MMC
and FPGA for Timer use.

AMC TCLOCK

FPGA PUDC:
User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank VCCO input.
0: Pull-ups during configuration
1: No pull-ups






CVDD



PMBUS Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--

Place the caps close UCD9222 on the top side.





PMBUS Address
=> 6*12+6 = 78




(R374,R363;R77,R59)Layout placement from DSP solder-side

Series resistors on EA nets to be placed at the load for proper voltage feedback.




VCC1V2



$$V_{out} = (R1+R2)/R2 \times 1.204$$

$$1.204V = (0+10k)/10k \times 1.204$$


VCC1V8_AUX



$$V_{out} = (R1+R2)/R2 \times 1.204$$

$$1.805V = (28k+56.2k)/56.2k \times 1.205$$


VCC2V5



$$V_{out} = (R1+R2)/R2 \times 1.204$$

$$2.50V = (39.2k+36.5k)/36.5k \times 1.204$$


VCC1V8



$$V_{out} = (R1+R2)/R2 \times 1.204$$

$$1.805V = (28k+56.2k)/56.2k \times 1.205$$

VCC0V75




$$0.75V @ 0.25A$$

VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V \times 2.58A) / 90\% / 12V = 788mA$

12V@0.79A

3.3V_AUX @2.57A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{-(0.997-2)}$$

$$= 48000 \times 840^{-(0.997-2)}$$

$$\approx 56.2 \text{ (k ohms)}$$

$$V_{out} = 0.8 V \times (R1/R2+1)$$

$$3.3 = 0.8 V \times (10k/3.1k+1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)
 +++output capacitor Calculation+++
 $C_{out} : (2 \times \Delta I_{out}) / (F_{sw} \times \Delta V_{out})$
 $C_{out} : (2 \times 3) / (840\text{kHz} \times 0.0825)$
 $C_{out} : \sim 87\mu F$

(KIND=0.3)
 +++Inductor Calculation+++
 $L : (V_{in} - V_{out}) / (I_{out} \times \text{Kind}) \times (V_{out} / (V_{in} \times F_{sw}))$
 $L : ((12 - 3.3) / (3A \times 0.3)) \times (3.3 / (12 \times 840\text{kHz}))$
 $L : 9.67 \times 0.33\mu$
 $L : \sim 3.2 \mu H$

Reference Capacitor:100uF


Reference Inductor: 3.3uH

VCC5

Assume 80% Pe,
 $I_{in} = (5V \times 1A) / 80\% / 12V = 520mA$

12V@0.52A

5V @1A



$$V_{out} = 0.8 V \times (R1/R2+1)$$

$$5 = 0.8 V \times (10k/1.87k+1)$$

+++output capacitor Calculation+++

$$C_{O_min} = 1 / (2 \times \pi \times R_O \times F_{CO_max})$$

$$C_{out} : 1 / (2 \times 3.14 \times 5 \times 25K)$$

$$C_{out} : 1.3 \mu F$$

Reference Capacitor:100uF

+++Inductor Calculation+++ (KIND=0.3)

$$L : ((V_{in(max)} - V_{out}) / I_{out} \times \text{Kind}) \times (V_{out} / (V_{in(max)} \times F_{sw}))$$


$$L : ((12.6 - 5) / 1 \times \text{Kind}) \times (5 / (12.7 \times 570K))$$

$$L : ((7.6 / 0.3) \times 5) / (7239K)$$


$$L : (25.3) \times (0.69M)$$

$$L : 17.5\mu H$$

Reference Inductor 22uH



VCC1V5



$$V_{out} = 0.8 \text{ V} \times (R1/R2 + 1)$$

$$1.52 = 0.8 \text{ V} \times (9.09k/10k + 1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%) (KIND=0.3)

+++output capacitor Calculation+++ +++Inductor Calculation+++
 $C_{out} = (2 \times \Delta I_{out}) / (F_{sw} \times \Delta V_{out})$ $L = (V_{in} - V_{out}) / (I_{out} \times K_{ind}) \times V_{out} / (V_{in} \times F_{sw})$
 $C_{out} = (2 \times 2A) / (840kHz \times 0.0375)$ $L = (12 - 1.5) / (2A \times 0.3) \times 1.5 / (12 \times 840kHz)$
 $C_{out} = 4/31.5k$ $L = (17.5) \times (0.15u)$
 $C_{out} \sim 127uF$ $L = \sim 2.63uH$

Reference Capacitor:200uF **Reference Inductor:3.3uH**