










COM2\_P  
COM2\_N  
COM3\_P  
COM3\_N  
COM4\_P  
COM4\_N  
COM5\_P  
COM5\_N  
COM6\_P  
COM6\_N  
COM7\_P  
COM7\_N  
COM8\_P  
COM8\_N  
COM9\_P  
COM9\_N  
COM10\_P  
COM10\_N  
COM11\_P  
COM11\_N  
COM12\_P  
COM12\_N



THIS 2 CIR MUST BE CONNECTED TO FPGA BANK 2.5V




Check that EN pin can directly connect to FPGA or should connect to Level Shifter?



**All blocking capacitors to be placed near DSP to keep connecting routes short and minimize vias**

All clock drivers must be in a high-impedance state until CVDD (at a minimum) is at a valid level. After CVDD is at a valid level, all clock inputs must either be active or in a static state.




Place near I2M

connect to VFB1 of U56-NC yet VFB-1V0\_CVDD

Place near DSP

This IC must place near switching to reduce fb trace



SHOULD CHECK Level shifter is require or not?


PAGE 9-13 on Keystone doc (sprabi2c) describe about smart reflex

**Designed by Niksoo WPT**

Title: Clock  
 Document Number: <Doc>  
 Rev: <Rev>  
 Date: Wednesday, May 21, 2014  
 Sheet: 18 of 47



**Designed by Nilsoo WPT**



**Nilsoo**  
Power Solutions

Title: ADC\_1

Size: B

Document Number: <Doc>

Date: Wednesday, May 21, 2014



Sheet: 16 of 47

Rev: <Rev>


Code: <Code>

1


**XDS560W2 power connector**



**!RESET Special Considerations**  
 This feature is only available if your application power-up reset hardware. An XDS that does not support this feature is only capable of resetting the T1 devices on the same chain.  
 This signal is driven active by the XDS for a minimum of 500µs.  
 not sure completely about receive




DSP\_EMU\_03\_R134E 10R EMU4  
 DSP\_EMU\_04\_R134B 10R EMU4




















Switch for JTAG emulation  
 EXT\_EMU\_DET = 0 --> External / Mezzanine Emulator  
 EXT\_EMU\_DET = 1 --> On board emulation


### 16M SPI NOR Flash



### 1M-bit I2C EEPROM




### Reset Control



### Reserved




# 0.9V - 1.1V (Smart Reflex)





# VCC1V0




# 1.8V




# 1.5V




Place near to DSP pins




Place near to DSP pins





Place near to DSP pins




Place near to DSP pins




Place near to DSP pins




Place near to DSP pins



Place near to DSP pins



Place near to DSP pins




Place near to DSP pins



According to Keystone DOC  
if not use should be float



According to Keystone DSP  
CAPACITORS MUST BE PLACED NEAR DSP



According to Keystone P  
if not use should be float




According to Keystone DOC  
if not use should be float



According to Keystone DOC  
if not use should be float



According to Keystone DOC  
if not use should be float



CAPACITORS MUST BE PLACED NEAR ETH

According to Keystone DOC  
if not use should be float

According to Keystone DOC  
if not use should be float

According to Keystone DOC  
if not use should be float

According to Keystone DOC  
if not use should be float

Designed by Niksoo WPT

Title: ADC\_1



Size: B

Document Number: <Doc>

Rev: <Rev>



Date: Friday, October 17, 2014

Sheet: 20 of 47






TO: LTC (POWER MANAGEMENT)



VOUT2  
1V @ 8A  
**1.0V@5A**



**DSP Vcore @8A**

Designed by Nilisoo WPT

File <Title>  
 Doc Number  
 Date: Thursday, May 22, 2014  
 Sheet 31 of 47