

Customer's modified file of "tdkAM572x\_ddr.c"

C:\ti\pdk\_am57xx\_1\_0\_9\packages\ti\board\src\tdkAM572x\tdkAM572x\_ddr.c

```
#include "board_cfg.h"
#include "board_internal.h"
#include <string.h>
#include <ti/csl/csl_emif4Aux.h>
#include <ti/csl/cslr_dmm.h>
#include <ti/csl/cslr_ma_mpu_lsm.h>
#include <ti/csl/src/ip/emif4/V2/csl_emif4d5.h>

#define DDR_PHY_CTRL1_VALUE(emif_phy_read_latency, emif_phy_fast_dll_lock, \
    emif_phy_dll_lock_diff, emif_phy_invert_clkout, emif_phy_dis_calib_rst, \
    emif_phy_half_delay_mode, emif_phy_leveling_disabled) \
    ((emif_phy_read_latency << 0U) | (emif_phy_fast_dll_lock << 9U) | \
    (emif_phy_dll_lock_diff << 10U) | (emif_phy_invert_clkout << 18U) | \
    (emif_phy_dis_calib_rst << 19U) | (emif_phy_half_delay_mode << 21U) | \
    (emif_phy_leveling_disabled))

#define MPU_DEVICE_PRM_REGS (0x4ae07d00U)
#define PRM_RSTST_REG (0x4U)

/**< IODFT TLGC */
uint32_t ioDftLogicCtrl;
/**< Read Write level ramp window*/
uint32_t readWriteLvlRampWin;

static void ddr_delay(uint32_t ix);

static void emif_ddr3_updateHwLevelOutput(CSL_emifHandle hEmif);

static void ddr_delay(uint32_t ix)
{
    while (ix--) {
        asm(" NOP");
    }
}

int emifConfigureDdr3
(
    CSL_emifHandle hEmif,
    CSL_emifDdrConfig *ddr3Config,
    Uint32 enableHwLeveling,
    bool eccEnable
);

void emif_ConfigureECC(CSL_emifHandle hEmif);

/* Set the desired DDR3 configuration -- assumes 66.67 MHz DDR3 clock input */
Board_STATUS Board_DDR3Init(bool eccEnable)
{
```

```
#if 1
int retVal = BOARD_SOK;
Board_IDInfo id;
Board_STATUS ret;
ret = Board_getIDInfo(&id);
if (ret != BOARD_SOK)
{
    return ret;
}

/* Check if version is 1.0 or 1.1 */
/* Check if DRA chip (AM570x) */
// if (id.boardName[0] == 'D') &&
// (id.boardName[1] == 'R') &&
// (id.boardName[2] == 'A')
// {
//     SBLUtilsDDR3Config(0);
//     return ret;
// }

CSL_emifObj emifObj;
CSL_emifHandle hEmif1 = &emifObj;
CSL_emifDdrConfig ddr3Config;
CSL_ckgen_cm_core_aonRegs *hCkgenCmCoreAon =
    (CSL_ckgen_cm_core_aonRegs *) CSL_MPU_CKGEN_CM_CORE_AON_REGS;
CSL_control_core_padrRegs *hCtrlCorePad =
    (CSL_control_core_padrRegs *) CSL_MPU_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS;
CSL_control_core_wkupRegs *hCtrlCoreWkup =
    (CSL_control_core_wkupRegs *) CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS;
CSL_DmmRegs *hDmmCtg = (CSL_DmmRegs *) CSL_MPU_DMM_CONF_REGS_REGS;
CSL_MampulsmRegs *hMampulsm = (CSL_MampulsmRegs *) CSL_MPU_MA_MPU_LSM_REGS;

hEmif1->regs = (CSL_emifRegsObj)CSL_MPU_EMIF1_CONF_REGS_REGS;

/* DLL override disable = 0; enable = 1 */
hCkgenCmCoreAon->CM_DLL_CTRL_REG = 0x00000000;

/*
 * CONTROL_DDR3CH1_0 -- channel_1 CMDs
 * -- 40ohm Ron (011)
 * -- SR--slowest-3 (111) on CMDs
 * -- CLK SR--slow (011)
 * -- No pulls (00)
 */
hCtrlCorePad->CONTROL_DDRCH1_0 = 0x60800800U;

/*
 * CTRL_CORE_CONTROL_DDRCH1_0
 * - Impedance = 40ohm / SlewRate = fastest / No pulls
 */
hCtrlCorePad->CONTROL_DDRCH1_0 = 0x40404040U;

/*
 * CTRL_CORE_CONTROL_DDRCH1_1
 * - Impedance = 40ohm / SlewRate = fastest / No pulls
 */
hCtrlCorePad->CONTROL_DDRCH1_1 = 0x40404040U;

/*
 * CTRL_CORE_CONTROL_DDRCH1_2
 * - Impedance = 40ohm / SlewRate = fastest / No pulls
 */
hCtrlCorePad->CONTROL_DDRCH1_2 = 0x00404000U;

/*
 * CTRL_CORE_CONTROL_DDRI0_0
 */
```

```
#include "board_cfg.h"
#include "board_internal.h"
#include <string.h>
#include <ti/csl/csl_emif4Aux.h>
#include <ti/csl/cslr_dmm.h>
#include <ti/csl/cslr_ma_mpu_lsm.h>
#include <ti/csl/src/ip/emif4/V2/csl_emif4d5.h>

#define DDR_PHY_CTRL1_VALUE(emif_phy_read_latency, emif_phy_fast_dll_lock, \
    emif_phy_dll_lock_diff, emif_phy_invert_clkout, emif_phy_dis_calib_rst, \
    emif_phy_half_delay_mode, emif_phy_leveling_disabled) \
    ((emif_phy_read_latency << 0U) | (emif_phy_fast_dll_lock << 9U) | \
    (emif_phy_dll_lock_diff << 10U) | (emif_phy_invert_clkout << 18U) | \
    (emif_phy_dis_calib_rst << 19U) | (emif_phy_half_delay_mode << 21U) | \
    (emif_phy_leveling_disabled))

#define MPU_DEVICE_PRM_REGS (0x4ae07d00U)
#define PRM_RSTST_REG (0x4U)

/**< IODFT TLGC */
uint32_t ioDftLogicCtrl;
/**< Read Write level ramp window*/
uint32_t readWriteLvlRampWin;

static void ddr_delay(uint32_t ix);

static void emif_ddr3_updateHwLevelOutput(CSL_emifHandle hEmif);

static void ddr_delay(uint32_t ix)
{
    while (ix--) {
        asm(" NOP");
    }
}

int emifConfigureDdr3
(
    CSL_emifHandle hEmif,
    CSL_emifDdrConfig *ddr3Config,
    Uint32 enableHwLeveling,
    bool eccEnable
);

void emif_ConfigureECC(CSL_emifHandle hEmif);

/* Set the desired DDR3 configuration -- assumes 66.67 MHz DDR3 clock input */
Board_STATUS Board_DDR3Init(bool eccEnable)
{
```

Copy & Paste from  
C:\ti\pdk\_am57xx\_1\_0\_9\packages\ti\board\src\tdkAM571x\tdkAM571x\_ddr.c

```

* - DDRCH1_VREF_DQ0/1_INT_EN = 0, reset values for other fields
*/
hCtrlCorePad->CONTROL_DDRIO_0 = 0x00094A40U;

/*
/* EMIF1_SDRAM_CONFIG_EXT
* -- cslice_en(2:0)=111 / Local_odt=01 / dyn_pwrdr=1 / dis_reset=0 / rd_lvl_samples=11 (128)
*/
hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT = 0x0001C1A7U;

ddr3Config1.emiIDdrParam.ddrPhyCtrl = hEmif1->regs->DDR_PHY_CONTROL_2;

ddr3Config1.emiIDdrParam.sdramTim1 = 0xD113781C;
ddr3Config1.emiIDdrParam.sdramTim2 = 0x30B37FE3;
ddr3Config1.emiIDdrParam.sdramTim3 = 0x409F8AD8;

ddr3Config1.emiIDdrParam.sdramCtg = 0x61862B32U;
ddr3Config1.emiIDdrParam.sdramCtg2 = 0x08000000U;
ddr3Config1.emiIDdrParam.sdramRefCtrl = 0x0000144AU;
ddr3Config1.emiIDdrParam.zaConfig = 0x50071908U;
ddr3Config1.emiIDdrParam.sdramPwrMngtCtrl = 0x00000000U;

ioDtlLogicCtrl = hEmif1->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
readWriteLvlRampWin = hEmif1->regs->READ_WRITE_LEVELING_RAMP_WINDOW;

ddr3Config1.emiIDdrPhyParam.ctrlSlaveRatio = 0x80U;
ddr3Config1.emiIDdrPhyParam.dqOffset = 0x40U;
ddr3Config1.emiIDdrPhyParam.gateLevelInitMode = 0x01U;
ddr3Config1.emiIDdrPhyParam.hfHoWelnDelay = 0x0U;
ddr3Config1.emiIDdrPhyParam.ctrlSlaveDelay = 0x0U;
ddr3Config1.emiIDdrPhyParam.readDqsSlaveDelay = 0x20U;
ddr3Config1.emiIDdrPhyParam.writeDqsSlaveDelay = 0x60U;
ddr3Config1.emiIDdrPhyParam.writeDataSlaveDelay = 0x80U;

ddr3Config1.emiIDdrPhyParam.gateLevelRatio = 0x00U;
ddr3Config1.emiIDdrPhyParam.writeLevelInitRatio = 0x00;
ddr3Config1.emiIDdrPhyParam.writeDqsSlaveRatio = 0x80U;
ddr3Config1.emiIDdrPhyParam.hfHoWslvSlaveRatio = 0x8BU;
ddr3Config1.emiIDdrPhyParam.useRank0Delays = 0U;

ddr3Config1.emiIDdrPhyParam.gateLevelNumDq0 = 0xFU;
ddr3Config1.emiIDdrPhyParam.writeLevelNumDq0 =
hEmif1->regs->EXT_PHY_CONTROL_36;

retVal = emiConfigureDdr3(hEmif1, &ddr3Config1, 1U, eccEnable);

#BOARD_SOK --- retVal
{
/* MA_LISA_MAP_j */
hMampulsm->MAP_0 = 0x0600100U;
hMampulsm->MAP_1 = 0x00000000U;
hMampulsm->MAP_2 = 0x00000000U;
hMampulsm->MAP_3 = 0x00000000U;

/* DMM_LISA_MAP_j */
hDmmCtg->LISA_MAP[0U] = 0x80600100U;
hDmmCtg->LISA_MAP[1U] = 0x00000000U;
hDmmCtg->LISA_MAP[2U] = 0x00000000U;
hDmmCtg->LISA_MAP[3U] = 0x00000000U;
}
else
{
retVal = BOARD_INIT_DDR_FAIL;
}

return retVal;
#else
int retVal = BOARD_SOK;
socld_t socld = Board_soc_detect();
CSL_emiObj emiObj1;
CSL_emiHandle hEmif1 = &emiObj1;
CSL_emiDdrConfig ddr3Config1;
CSL_emiObj emiObj2;
CSL_emiHandle hEmif2 = &emiObj2;
CSL_emiDdrConfig ddr3Config2;
CSL_ckgen_cm_core_aonRegs *hCkgenCmCoreAon =
(CSL_ckgen_cm_core_aonRegs *) CSL_MPU_CKGEN_CM_CORE_AON_REGS;
CSL_control_core_padRegs *hCtrlCorePad =
(CSL_control_core_padRegs *) CSL_MPU_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS;
CSL_control_core_wkupRegs *hCtrlCoreWkup =
(CSL_control_core_wkupRegs *) CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS;
CSL_DmmRegs *hDmmCtg = (CSL_DmmRegs *) CSL_MPU_DMM_CONF_REGS_REGS;
CSL_MampulsmRegs *hMampulsm = (CSL_MampulsmRegs *) CSL_MPU_MA_MPU_LSM_REGS;

hEmif1->regs = (CSL_emiRegsOvly)CSL_MPU_EMIF1_CONF_REGS_REGS;
hEmif2->regs = (CSL_emiRegsOvly)CSL_MPU_EMIF2_CONF_REGS_REGS;

/* DLL override disable = 0; enable = 1 */
hCkgenCmCoreAon->CM_DLL_CTRL_REG = 0x00000000;

/*
* CONTROL_DDR3CH1_0 -- channel_1 CMDs
* -- 40ohm Ron (011)
* -- SR=slowest-3 (111) on CMDs
* -- CLK SR=slow (011)
* -- No pulls (00)
*/
hCtrlCorePad->CONTROL_DDRACH1_0 = 0x80808080;

/*
* CONTROL_DDRCH1_0 -- channel_1 DATA byte 0+1
* -- 40ohm Ron (011)
* -- SR=faster (001)
* -- Pull-up (10) on DQS
* -- No pull (00) on DQ
*/
hCtrlCorePad->CONTROL_DDRCH1_0 = 0x40404040;

/*
* CONTROL_DDRCH1_1 -- channel_1 DATA byte 2+3
* -- 40ohm Ron (011)
* -- SR=faster (001)
* -- Pull-up (10) on DQS
* -- No pull (00) on DQ
*/
hCtrlCorePad->CONTROL_DDRCH1_1 = 0x40404040;

```

```

int retVal = BOARD_SOK;
socld_t socld = Board_soc_detect();
CSL_emiObj emiObj1;
CSL_emiHandle hEmif1 = &emiObj1;
CSL_emiDdrConfig ddr3Config1;
CSL_emiObj emiObj2;
CSL_emiHandle hEmif2 = &emiObj2;
CSL_emiDdrConfig ddr3Config2;
CSL_ckgen_cm_core_aonRegs *hCkgenCmCoreAon =
(CSL_ckgen_cm_core_aonRegs *) CSL_MPU_CKGEN_CM_CORE_AON_REGS;
CSL_control_core_padRegs *hCtrlCorePad =
(CSL_control_core_padRegs *) CSL_MPU_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS;
CSL_control_core_wkupRegs *hCtrlCoreWkup =
(CSL_control_core_wkupRegs *) CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS;
CSL_DmmRegs *hDmmCtg = (CSL_DmmRegs *) CSL_MPU_DMM_CONF_REGS_REGS;
CSL_MampulsmRegs *hMampulsm = (CSL_MampulsmRegs *) CSL_MPU_MA_MPU_LSM_REGS;

hEmif1->regs = (CSL_emiRegsOvly)CSL_MPU_EMIF1_CONF_REGS_REGS;
hEmif2->regs = (CSL_emiRegsOvly)CSL_MPU_EMIF2_CONF_REGS_REGS;

/* DLL override disable = 0; enable = 1 */
hCkgenCmCoreAon->CM_DLL_CTRL_REG = 0x00000000;

/*
* CONTROL_DDR3CH1_0 -- channel_1 CMDs
* -- 40ohm Ron (011)
* -- SR=slowest-3 (111) on CMDs
* -- CLK SR=slow (011)
* -- No pulls (00)
*/
hCtrlCorePad->CONTROL_DDRACH1_0 = 0x80808080;

/*
* CONTROL_DDRCH1_0 -- channel_1 DATA byte 0+1
* -- 40ohm Ron (011)
* -- SR=faster (001)
* -- Pull-up (10) on DQS
* -- No pull (00) on DQ
*/
hCtrlCorePad->CONTROL_DDRCH1_0 = 0x40404040;

/*
* CONTROL_DDRCH1_1 -- channel_1 DATA byte 2+3
* -- 40ohm Ron (011)
* -- SR=faster (001)
* -- Pull-up (10) on DQS
* -- No pull (00) on DQ
*/
hCtrlCorePad->CONTROL_DDRCH1_1 = 0x40404040;

```

```

/*
 * CONTROL_LPDDR2CH1_0
 * -- channel_1 LPDDR2 CMD PHYs IOs not used
 */
hCtrlCorePad->CONTROL_DDRCH1_2 = 0x00404000U;

/*
 * CONTROL_DDR3CH2_0 -- channel_2 CMDs
 * -- 400hm Ron (011)
 * -- SR--slowest-3 (111) on CMDs
 * -- CLK SR--slow (011)
 * -- No pulls (00)
 */
hCtrlCorePad->CONTROL_DDRCACH2_0 = 0x80808080;

/*
 * CONTROL_DDRCH2_0 -- channel_2 DATA byte 0+1
 * -- 400hm Ron (011)
 * -- SR--faster (001)
 * -- Pull-up (10) on DQS
 * -- No pull (00) on DQ
 */
hCtrlCorePad->CONTROL_DDRCH2_0 = 0x40404040;

/*
 * CONTROL_DDRCH2_1 -- channel_2 DATA byte 2+3
 * -- 400hm Ron (011)
 * -- SR--faster (001)
 * -- Pull-up (10) on DQS
 * -- No pull (00) on DQ
 */
hCtrlCorePad->CONTROL_DDRCH2_1 = 0x40404040;

/*
 * DDRI0_0 -- VREF cells
 * (CH1 DQ3/0 INT 2uA / Cap to GND / CMD1/0 DDR3 INT-OUT 32uA / Cap to GND)
 */
hCtrlCorePad->CONTROL_DDRI0_0 = 0x00094A40U;

/*
 * DDRI0_1 -- VREF cells
 * (CH1 OUT 32uA Cap to GND / CH2 DQ3/0 INT 2uA / Cap to GND / CH2 OUT 32uA Cap to GND)
 */
hCtrlCorePad->CONTROL_DDRI0_1 = 0x4A52000U;

/*
 * EMIF1_SDRAM_CONFIG_EXT
 * -- cslice_en[2:0]=111 / Local_odt=01 / dyn_pwrnd=1 / dis_reset=0 / rd_lv_samples=11 (128)
 */
/* EMIF1_EN_ECC = 0 */
if (eccEnable == TRUE)
    hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT = 0x0001C127U;
else
    hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT = 0x0000C127U;

/*
 * EMIF2_SDRAM_CONFIG_EXT
 * -- slice_en[2:0]=111 / Local_odt=01 / dyn_pwrnd=1 / dis_reset=0 / rd_lv_samples=11 (128)
 */
hCtrlCoreWkup->EMIF2_SDRAM_CONFIG_EXT = 0x0000C127U;

ddr3Config1.emiIdDrParam.ddrPhyCtrl = hEmif1->regs->DDR_PHY_CONTROL_2;
if (socId == SOC_ID_AM574x)
{
    ddr3Config1.emiIdDrParam.sdrAmTim1 = 0xD113781C;
    ddr3Config1.emiIdDrParam.sdrAmTim2 = 0x30B37FE3;
    ddr3Config1.emiIdDrParam.sdrAmTim3 = 0x409F8AD8;

    ddr3Config1.emiIdDrParam.sdrAmCfG = 0x61862B32U;
    ddr3Config1.emiIdDrParam.sdrAmCfG2 = 0x08000000U;
    ddr3Config1.emiIdDrParam.sdrAmRefCtrl = 0x0000144AU;
    ddr3Config1.emiIdDrParam.zqConfig = 0x5007190BU;
    ddr3Config1.emiIdDrParam.sdrAmPwrMngtCtrl = 0x00000000U;
}
else
{
    ddr3Config1.emiIdDrParam.sdrAmTim1 = 0xCCC36ABU;
    ddr3Config1.emiIdDrParam.sdrAmTim2 = 0x30B77FDAU;
    ddr3Config1.emiIdDrParam.sdrAmTim3 = 0x409F88A8U;

    ddr3Config1.emiIdDrParam.sdrAmCfG = 0x61851B32U;
    ddr3Config1.emiIdDrParam.sdrAmCfG2 = 0x08000000U;
    ddr3Config1.emiIdDrParam.sdrAmRefCtrl = 0x00001035U;
    ddr3Config1.emiIdDrParam.zqConfig = 0x5007190BU;
    ddr3Config1.emiIdDrParam.sdrAmPwrMngtCtrl = 0x00000000U;
}

ioDftLogicCtrl = hEmif1->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
readWriteLvRampWin = hEmif1->regs->READ_WRITE_LEVELING_RAMP_WINDOW;

ddr3Config1.emiIdDrPhyParam.ctrSlaveRatio = 0x80U;
ddr3Config1.emiIdDrPhyParam.dqOffset = 0x40U;
ddr3Config1.emiIdDrPhyParam.gateLevelInitMode = 0x01U;
ddr3Config1.emiIdDrPhyParam.fifoWelnDelay = 0x0U;
ddr3Config1.emiIdDrPhyParam.ctrSlaveDelay = 0x0U;
ddr3Config1.emiIdDrPhyParam.readDqsSlaveDelay = 0x0020U;
ddr3Config1.emiIdDrPhyParam.writeDqsSlaveDelay = 0x0060U;
ddr3Config1.emiIdDrPhyParam.writeDataSlaveDelay = 0x80U;

ddr3Config1.emiIdDrPhyParam.gateLevelRatio = 0x00U;
ddr3Config1.emiIdDrPhyParam.writeLevelInitRatio = 0x00;
ddr3Config1.emiIdDrPhyParam.writeDqsSlaveRatio = 0x60U;
ddr3Config1.emiIdDrPhyParam.fifoWeSlaveRatio = 0xB8U;
ddr3Config1.emiIdDrPhyParam.useRank0Delays = 1U;

ddr3Config1.emiIdDrPhyParam.gateLevelNumDq0 = 0xFU;
ddr3Config1.emiIdDrPhyParam.writeLevelNumDq0 =
    hEmif1->regs->EXT_PHY_CONTROL_36;

retVal = emiConfigureDdr3(hEmif1, &ddr3Config1, 1U, eccEnable);

if (BOARD_SOK == retVal)
{
    ddr3Config2.emiIdDrParam.ddrPhyCtrl = hEmif2->regs->DDR_PHY_CONTROL_2;
    if (socId == SOC_ID_AM574x)

```

```

    {
        ddr3Config2.emifDdrParam.sdrAmTim1 = 0xCCCC36ABU;
        ddr3Config2.emifDdrParam.sdrAmTim2 = 0x308F7FDAU;
        ddr3Config2.emifDdrParam.sdrAmTim3 = 0x409F88A8U;
        ddr3Config2.emifDdrParam.sdrAmCfG = 0x409F8AD8U;
        ddr3Config2.emifDdrParam.sdrAmCfG2 = 0x08000000U;
        ddr3Config2.emifDdrParam.sdrAmRetCtrl = 0x00001035U;
        ddr3Config2.emifDdrParam.zqConfig = 0x5007190BU;
        ddr3Config2.emifDdrParam.sdrAmPwrMngtCtrl = 0x00000000U;
    }
    else{
        ddr3Config2.emifDdrParam.sdrAmTim1 = 0xD113781CU;
        ddr3Config2.emifDdrParam.sdrAmTim2 = 0x30837FE3U;
        ddr3Config2.emifDdrParam.sdrAmTim3 = 0x409F8AD8U;
        ddr3Config2.emifDdrParam.sdrAmCfG = 0x61851B32U;
        ddr3Config2.emifDdrParam.sdrAmCfG2 = 0x08000000U;
        ddr3Config2.emifDdrParam.sdrAmRetCtrl = 0x0000144AU;
        ddr3Config2.emifDdrParam.zqConfig = 0x5007190BU;
        ddr3Config2.emifDdrParam.sdrAmPwrMngtCtrl = 0x00000000U;
    }
}

ioDflLogicCtrl = hEmif2->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
readWriteLvlRampWin = hEmif2->regs->READ_WRITE_LEVELING_RAMP_WINDOW;

ddr3Config2.emifDdrPhyParam.ctrlSlaveRatio = 0x80U;
ddr3Config2.emifDdrPhyParam.doOffset = 0x40U;
ddr3Config2.emifDdrPhyParam.gateLevelInitMode = 0x01U;
ddr3Config2.emifDdrPhyParam.fifoWeInDelay = 0x0U;
ddr3Config2.emifDdrPhyParam.ctrlSlaveDelay = 0x0U;
ddr3Config2.emifDdrPhyParam.readDqsSlaveRatio = 0x0020U;
ddr3Config2.emifDdrPhyParam.writeDqsSlaveDelay = 0x0060U;
ddr3Config2.emifDdrPhyParam.writeDataSlaveDelay = 0x80U;

ddr3Config2.emifDdrPhyParam.gateLevelRatio = 0x00U;
ddr3Config2.emifDdrPhyParam.writeLevelInitRatio = 0x00U;
ddr3Config2.emifDdrPhyParam.writeDqsSlaveRatio = 0x60U;
ddr3Config2.emifDdrPhyParam.fifoWeSlaveRatio = 0xB8U;
ddr3Config2.emifDdrPhyParam.useRank0Delays = 1U;

ddr3Config2.emifDdrPhyParam.gateLevelNumDq0 = 0xFU;
ddr3Config2.emifDdrPhyParam.writeLevelNumDq0 =
    hEmif2->regs->EXT_PHY_CONTROL_36;

retVal = emifConfigureDdr3(hEmif2, &ddr3Config2, 1U, 0U);

if(BOARD_SOK == retVal)
{
    /* Reset all LISA MAPs */
    hMampuLsm->MAP_0 = 0U;
    hMampuLsm->MAP_1 = 0U;
    hMampuLsm->MAP_2 = 0U;
    hMampuLsm->MAP_3 = 0U;
    hDmmCfG->LISA_MAP[0U] = 0U;
    hDmmCfG->LISA_MAP[1U] = 0U;
    hDmmCfG->LISA_MAP[2U] = 0U;
    hDmmCfG->LISA_MAP[3U] = 0U;

    /* AM572x: Two EMIFs in interleaved mode (2GB in total) */
    /* AM574x: Two EMIFs in non-interleaved mode (2GB in total). This is required for ECC support */
    /* MA_LISA_MAP_i */
    if(socId == SOC_ID_AM574x)
    {
        hMampuLsm->MAP_0 = 0x80600100;
        hMampuLsm->MAP_1 = 0xc0600200;

        /* DMM_LISA_MAP_i */
        hDmmCfG->LISA_MAP[0U] = 0x80600100;
        hDmmCfG->LISA_MAP[1U] = 0xc0600200;
    }
    else
    {
        hMampuLsm->MAP_0 = 0x80740300;
        hMampuLsm->MAP_1 = 0x80740300;

        /* DMM_LISA_MAP_i */
        hDmmCfG->LISA_MAP[0U] = 0x80740300;
        hDmmCfG->LISA_MAP[1U] = 0x80740300;
    }
    /* DDR ECC is supported only on AM574x */
    if ((eccEnable == TRUE) && (socId == SOC_ID_AM574x))
    {
        emif_ConfigureECC(hEmif1);
    }
}
else
{
    retVal = BOARD_INIT_DDR_FAIL;
}
}
else
{
    retVal = BOARD_INIT_DDR_FAIL;
}

return retVal;
#endif
}

int emifConfigureDdr3
(
    CSL_emifHandle hEmif,
    CSL_emifDdrConfig *ddr3Config,
    Uint32 enableHwLeveling,
    bool eccEnable
)
{
    int retVal = 0;
    Uint32 regVal = 0U;
    Uint32 emifPhyLevelDisable = 0U;
    socId_t socId = Board_soc_detect();
    Uint32 sdRamRefCtrlInit = 0x000040F1U;

    /* Fields in DDR_PHY_CTRL_1 */
    /* Bit[21] - calculated using DataMacro/MDLL clock ratio
    * Set to 1 for 532M, so that PHY DLL runs at 266.
    * Set to 0 for 400M, so that PHY DLL runs at 400M.
    */
}

ddr3Config2.emifDdrParam.sdrAmTim1 = 0xCCC36ABU;
ddr3Config2.emifDdrParam.sdrAmTim2 = 0x308F7FDAU;
ddr3Config2.emifDdrParam.sdrAmTim3 = 0x409F88A8U;
ddr3Config2.emifDdrParam.sdrAmCfG = 0x61851B32U;
ddr3Config2.emifDdrParam.sdrAmCfG2 = 0x08000000U;
ddr3Config2.emifDdrParam.sdrAmRetCtrl = 0x00001035U;
ddr3Config2.emifDdrParam.zqConfig = 0x5007190BU;
ddr3Config2.emifDdrParam.sdrAmPwrMngtCtrl = 0x00000000U;
}
else{
    ddr3Config2.emifDdrParam.sdrAmTim1 = 0xD113781CU;
    ddr3Config2.emifDdrParam.sdrAmTim2 = 0x30837FE3U;
    ddr3Config2.emifDdrParam.sdrAmTim3 = 0x409F8AD8U;
    ddr3Config2.emifDdrParam.sdrAmCfG = 0x61851B32U;
    ddr3Config2.emifDdrParam.sdrAmCfG2 = 0x08000000U;
    ddr3Config2.emifDdrParam.sdrAmRetCtrl = 0x0000144AU;
    ddr3Config2.emifDdrParam.zqConfig = 0x5007190BU;
    ddr3Config2.emifDdrParam.sdrAmPwrMngtCtrl = 0x00000000U;
}
}

ioDflLogicCtrl = hEmif2->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
readWriteLvlRampWin = hEmif2->regs->READ_WRITE_LEVELING_RAMP_WINDOW;

ddr3Config2.emifDdrPhyParam.ctrlSlaveRatio = 0x80U;
ddr3Config2.emifDdrPhyParam.doOffset = 0x40U;
ddr3Config2.emifDdrPhyParam.gateLevelInitMode = 0x01U;
ddr3Config2.emifDdrPhyParam.fifoWeInDelay = 0x0U;
ddr3Config2.emifDdrPhyParam.ctrlSlaveDelay = 0x0U;
ddr3Config2.emifDdrPhyParam.readDqsSlaveDelay = 0x0020U;
ddr3Config2.emifDdrPhyParam.writeDqsSlaveDelay = 0x0060U;
ddr3Config2.emifDdrPhyParam.writeDataSlaveDelay = 0x80U;

ddr3Config2.emifDdrPhyParam.gateLevelRatio = 0x00U;
ddr3Config2.emifDdrPhyParam.writeLevelInitRatio = 0x00U;
ddr3Config2.emifDdrPhyParam.writeDqsSlaveRatio = 0x60U;
ddr3Config2.emifDdrPhyParam.fifoWeSlaveRatio = 0xB8U;
ddr3Config2.emifDdrPhyParam.useRank0Delays = 1U;

ddr3Config2.emifDdrPhyParam.gateLevelNumDq0 = 0xFU;
ddr3Config2.emifDdrPhyParam.writeLevelNumDq0 =
    hEmif2->regs->EXT_PHY_CONTROL_36;

retVal = emifConfigureDdr3(hEmif2, &ddr3Config2, 1U, 0U);

if(BOARD_SOK == retVal)
{
    /* Reset all LISA MAPs */
    hMampuLsm->MAP_0 = 0U;
    hMampuLsm->MAP_1 = 0U;
    hMampuLsm->MAP_2 = 0U;
    hMampuLsm->MAP_3 = 0U;
    hDmmCfG->LISA_MAP[0U] = 0U;
    hDmmCfG->LISA_MAP[1U] = 0U;
    hDmmCfG->LISA_MAP[2U] = 0U;
    hDmmCfG->LISA_MAP[3U] = 0U;

    /* AM572x: Two EMIFs in interleaved mode (2GB in total) */
    /* AM574x: Two EMIFs in non-interleaved mode (2GB in total). This is required for ECC support */
    /* MA_LISA_MAP_i */
    if(socId == SOC_ID_AM574x)
    {
        hMampuLsm->MAP_0 = 0x80600100;
        hMampuLsm->MAP_1 = 0xc0600200;

        /* DMM_LISA_MAP_i */
        hDmmCfG->LISA_MAP[0U] = 0x80600100;
        hDmmCfG->LISA_MAP[1U] = 0xc0600200;
    }
    else
    {
        hMampuLsm->MAP_0 = 0x80740300;
        hMampuLsm->MAP_1 = 0x80740300;

        /* DMM_LISA_MAP_i */
        hDmmCfG->LISA_MAP[0U] = 0x80740300;
        hDmmCfG->LISA_MAP[1U] = 0x80740300;
    }
    /* DDR ECC is supported only on AM574x */
    if ((eccEnable == TRUE) && (socId == SOC_ID_AM574x))
    {
        emif_ConfigureECC(hEmif1);
    }
}
else
{
    retVal = BOARD_INIT_DDR_FAIL;
}
}
else
{
    retVal = BOARD_INIT_DDR_FAIL;
}

return retVal;
#endif
}

int emifConfigureDdr3
(
    CSL_emifHandle hEmif,
    CSL_emifDdrConfig *ddr3Config,
    Uint32 enableHwLeveling,
    bool eccEnable
)
{
    int retVal = 0;
    Uint32 regVal = 0U;
    Uint32 emifPhyLevelDisable = 0U;
    socId_t socId = Board_soc_detect();
    Uint32 sdRamRefCtrlInit = 0x000040F1U;

    /* Fields in DDR_PHY_CTRL_1 */
    /* Bit[21] - calculated using DataMacro/MDLL clock ratio
    * Set to 1 for 532M, so that PHY DLL runs at 266.
    * Set to 0 for 400M, so that PHY DLL runs at 400M.
    */
}

```

```

* Ensure PHY DLL lower limit of 266M is not violated.
*/
uint32_t emiPhyHalfDelayMode = 1U;
uint32_t emiPhyDisCalibRst = 0U; /* Bit[19] */
uint32_t emiPhyInvertClkout = 1U; /* Bit[18] */
uint32_t emiPhyDilLockDiff = 0x10U; /* Bit[17:10] */
uint32_t emiPhyFastDilLock = 0U; /* Bit[9] */
uint32_t emiPhyReadLatency = 0xBU; /* Bit[4:0], Typically >= (CL + 4) */

if(socId == SOC_ID_AM574x)
{
    emiPhyReadLatency = 0x0U; /* Bit[4:0], Typically >= (CL + 4) */
    sdRamRefCtrlInit = 0x0000514CU;
}
else
{
    emiPhyReadLatency = 0xBU; /* Bit[4:0], Typically >= (CL + 4) */
    sdRamRefCtrlInit = 0x000040F1U;
}

if ((0U != (HW_RD_REG32(MPU_DEVICE_PRM_REGS + PRM_RSTST_REG) &
(PRM_RSTST_GLOBAL_WARM_SW_RST_MASK | PRM_RSTST_EXTERNAL_WARM_RST_MASK)))
{
    /* Phy reset is required if you are coming back from a warm reset */
    regVal = hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
    regVal |= 0x400U;
    hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL = regVal;
}

if(1U == emiPhyInvertClkout)
{
    regVal = EXT_PHY_CTRL_VALUE(ddr3Config->emiDdrPhyParam.ctrlSlaveRatio + 0x80U);
    hEmif->regs->EXT_PHY_CONTROL_1 = regVal;
    hEmif->regs->EXT_PHY_CONTROL_1_SHADOW = regVal;
}

/* PHY settings for DQ offset, DLL override delay, leveling etc. */
regVal = EXT_PHY_FIFO_WE_SLAVE_CTRL_DELAY(ddr3Config->emiDdrPhyParam.fifoWeInDelay,
ddr3Config->emiDdrPhyParam.ctrlSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_22 = regVal;
hEmif->regs->EXT_PHY_CONTROL_22_SHADOW = regVal;

regVal = EXT_PHY_WR_RD_DQS_SLAVE_DELAY(ddr3Config->emiDdrPhyParam.writeDqsSlaveDelay,
ddr3Config->emiDdrPhyParam.readDqsSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_23 = regVal;
hEmif->regs->EXT_PHY_CONTROL_23_SHADOW = regVal;

regVal = EXT_PHY_RANK0_DELAY_VALUE(ddr3Config->emiDdrPhyParam.dqOffset,
ddr3Config->emiDdrPhyParam.gateLevelInitMode,
ddr3Config->emiDdrPhyParam.useRank0Delays,
ddr3Config->emiDdrPhyParam.writeDataSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_24 = regVal;
hEmif->regs->EXT_PHY_CONTROL_24_SHADOW = regVal;

regVal = EXT_PHY_DQ_VALUE(ddr3Config->emiDdrPhyParam.dqOffset);
hEmif->regs->EXT_PHY_CONTROL_25 = regVal;
hEmif->regs->EXT_PHY_CONTROL_25_SHADOW = regVal;

/* Force Slave ratio values not required if HW leveling is enabled */

/* Use Init values if HW leveling is enabled */
/* Gate level Init ratios */
regVal = EXT_PHY_GATE_LVL_INIT_VALUE(ddr3Config->emiDdrPhyParam.gateLevelRatio);
hEmif->regs->EXT_PHY_CONTROL_26 = regVal;
hEmif->regs->EXT_PHY_CONTROL_26_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_27 = regVal;
hEmif->regs->EXT_PHY_CONTROL_27_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_28 = regVal;
hEmif->regs->EXT_PHY_CONTROL_28_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_29 = regVal;
hEmif->regs->EXT_PHY_CONTROL_29_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_30 = regVal;
hEmif->regs->EXT_PHY_CONTROL_30_SHADOW = regVal;

/* WR DQS Init ratios */
regVal = EXT_PHY_WR_LVL_INIT_VALUE(ddr3Config->emiDdrPhyParam.writeLevelInitRatio);
hEmif->regs->EXT_PHY_CONTROL_31 = regVal;
hEmif->regs->EXT_PHY_CONTROL_31_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_32 = regVal;
hEmif->regs->EXT_PHY_CONTROL_32_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_33 = regVal;
hEmif->regs->EXT_PHY_CONTROL_33_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_34 = regVal;
hEmif->regs->EXT_PHY_CONTROL_34_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_35 = regVal;
hEmif->regs->EXT_PHY_CONTROL_35_SHADOW = regVal;

hEmif->regs->EXT_PHY_CONTROL_36 = ddr3Config->emiDdrPhyParam.writeLevelNumDq0;
hEmif->regs->EXT_PHY_CONTROL_36_SHADOW = ddr3Config->emiDdrPhyParam.writeLevelNumDq0;

regVal = 0U;
regVal = (CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK |
sdRamRefCtrlInit);
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = regVal;
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

/* Set up the EMIF registers */
hEmif->regs->SDRAM_TIMING_1 = ddr3Config->emiDdrParam.sdrAmTim1;
hEmif->regs->SDRAM_TIMING_1_SHADOW = ddr3Config->emiDdrParam.sdrAmTim1;
hEmif->regs->SDRAM_TIMING_2 = ddr3Config->emiDdrParam.sdrAmTim2;
hEmif->regs->SDRAM_TIMING_2_SHADOW = ddr3Config->emiDdrParam.sdrAmTim2;
hEmif->regs->SDRAM_TIMING_3 = ddr3Config->emiDdrParam.sdrAmTim3;
hEmif->regs->SDRAM_TIMING_3_SHADOW = ddr3Config->emiDdrParam.sdrAmTim3;

hEmif->regs->POWER_MANAGEMENT_CONTROL = ddr3Config->emiDdrParam.sdrAmPwrMngtCtrl;
hEmif->regs->POWER_MANAGEMENT_CONTROL_SHADOW = ddr3Config->emiDdrParam.sdrAmPwrMngtCtrl;

hEmif->regs->OCP_CONFIG = 0x0A500000U;

hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL = ioDftLogicCtrl;
hEmif->regs->DLL_CALIB_CTRL = 0x00050000U;
hEmif->regs->DLL_CALIB_CTRL_SHADOW = 0x00050000U;
hEmif->regs->SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG = ddr3Config->emiDdrParam.zqConfig;

hEmif->regs->READ_WRITE_LEVELING_RAMP_WINDOW = readWriteLvRampWin;
hEmif->regs->READ_WRITE_LEVELING_RAMP_CONTROL = 0x8000000U;
hEmif->regs->READ_WRITE_LEVELING_CONTROL = 0U;

```

```

* Ensure PHY DLL lower limit of 266M is not violated.
*/
uint32_t emiPhyHalfDelayMode = 1U;
uint32_t emiPhyDisCalibRst = 0U; /* Bit[19] */
uint32_t emiPhyInvertClkout = 1U; /* Bit[18] */
uint32_t emiPhyDilLockDiff = 0x10U; /* Bit[17:10] */
uint32_t emiPhyFastDilLock = 0U; /* Bit[9] */
uint32_t emiPhyReadLatency = 0xBU; /* Bit[4:0], Typically >= (CL + 4) */

if(socId == SOC_ID_AM574x)
{
    emiPhyReadLatency = 0x0U; /* Bit[4:0], Typically >= (CL + 4) */
    sdRamRefCtrlInit = 0x0000514CU;
}
else
{
    emiPhyReadLatency = 0xBU; /* Bit[4:0], Typically >= (CL + 4) */
    sdRamRefCtrlInit = 0x000040F1U;
}

if ((0U != (HW_RD_REG32(MPU_DEVICE_PRM_REGS + PRM_RSTST_REG) &
(PRM_RSTST_GLOBAL_WARM_SW_RST_MASK | PRM_RSTST_EXTERNAL_WARM_RST_MASK)))
{
    /* Phy reset is required if you are coming back from a warm reset */
    regVal = hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL;
    regVal |= 0x400U;
    hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL = regVal;
}

if(1U == emiPhyInvertClkout)
{
    regVal = EXT_PHY_CTRL_VALUE(ddr3Config->emiDdrPhyParam.ctrlSlaveRatio + 0x80U);
    hEmif->regs->EXT_PHY_CONTROL_1 = regVal;
    hEmif->regs->EXT_PHY_CONTROL_1_SHADOW = regVal;
}

/* PHY settings for DQ offset, DLL override delay, leveling etc. */
regVal = EXT_PHY_FIFO_WE_SLAVE_CTRL_DELAY(ddr3Config->emiDdrPhyParam.fifoWeInDelay,
ddr3Config->emiDdrPhyParam.ctrlSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_22 = regVal;
hEmif->regs->EXT_PHY_CONTROL_22_SHADOW = regVal;

regVal = EXT_PHY_WR_RD_DQS_SLAVE_DELAY(ddr3Config->emiDdrPhyParam.writeDqsSlaveDelay,
ddr3Config->emiDdrPhyParam.readDqsSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_23 = regVal;
hEmif->regs->EXT_PHY_CONTROL_23_SHADOW = regVal;

regVal = EXT_PHY_RANK0_DELAY_VALUE(ddr3Config->emiDdrPhyParam.dqOffset,
ddr3Config->emiDdrPhyParam.gateLevelInitMode,
ddr3Config->emiDdrPhyParam.useRank0Delays,
ddr3Config->emiDdrPhyParam.writeDataSlaveDelay);
hEmif->regs->EXT_PHY_CONTROL_24 = regVal;
hEmif->regs->EXT_PHY_CONTROL_24_SHADOW = regVal;

regVal = EXT_PHY_DQ_VALUE(ddr3Config->emiDdrPhyParam.dqOffset);
hEmif->regs->EXT_PHY_CONTROL_25 = regVal;
hEmif->regs->EXT_PHY_CONTROL_25_SHADOW = regVal;

/* Force Slave ratio values not required if HW leveling is enabled */

/* Use Init values if HW leveling is enabled */
/* Gate level Init ratios */
regVal = EXT_PHY_GATE_LVL_INIT_VALUE(ddr3Config->emiDdrPhyParam.gateLevelRatio);
hEmif->regs->EXT_PHY_CONTROL_26 = regVal;
hEmif->regs->EXT_PHY_CONTROL_26_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_27 = regVal;
hEmif->regs->EXT_PHY_CONTROL_27_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_28 = regVal;
hEmif->regs->EXT_PHY_CONTROL_28_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_29 = regVal;
hEmif->regs->EXT_PHY_CONTROL_29_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_30 = regVal;
hEmif->regs->EXT_PHY_CONTROL_30_SHADOW = regVal;

/* WR DQS Init ratios */
regVal = EXT_PHY_WR_LVL_INIT_VALUE(ddr3Config->emiDdrPhyParam.writeLevelInitRatio);
hEmif->regs->EXT_PHY_CONTROL_31 = regVal;
hEmif->regs->EXT_PHY_CONTROL_31_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_32 = regVal;
hEmif->regs->EXT_PHY_CONTROL_32_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_33 = regVal;
hEmif->regs->EXT_PHY_CONTROL_33_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_34 = regVal;
hEmif->regs->EXT_PHY_CONTROL_34_SHADOW = regVal;
hEmif->regs->EXT_PHY_CONTROL_35 = regVal;
hEmif->regs->EXT_PHY_CONTROL_35_SHADOW = regVal;

hEmif->regs->EXT_PHY_CONTROL_36 = ddr3Config->emiDdrPhyParam.writeLevelNumDq0;
hEmif->regs->EXT_PHY_CONTROL_36_SHADOW = ddr3Config->emiDdrPhyParam.writeLevelNumDq0;

regVal = 0U;
regVal = (CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK |
sdRamRefCtrlInit);
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = regVal;
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

/* Set up the EMIF registers */
hEmif->regs->SDRAM_TIMING_1 = ddr3Config->emiDdrParam.sdrAmTim1;
hEmif->regs->SDRAM_TIMING_1_SHADOW = ddr3Config->emiDdrParam.sdrAmTim1;
hEmif->regs->SDRAM_TIMING_2 = ddr3Config->emiDdrParam.sdrAmTim2;
hEmif->regs->SDRAM_TIMING_2_SHADOW = ddr3Config->emiDdrParam.sdrAmTim2;
hEmif->regs->SDRAM_TIMING_3 = ddr3Config->emiDdrParam.sdrAmTim3;
hEmif->regs->SDRAM_TIMING_3_SHADOW = ddr3Config->emiDdrParam.sdrAmTim3;

hEmif->regs->POWER_MANAGEMENT_CONTROL = ddr3Config->emiDdrParam.sdrAmPwrMngtCtrl;
hEmif->regs->POWER_MANAGEMENT_CONTROL_SHADOW = ddr3Config->emiDdrParam.sdrAmPwrMngtCtrl;

hEmif->regs->OCP_CONFIG = 0x0A500000U;

hEmif->regs->IODFT_TEST_LOGIC_GLOBAL_CONTROL = ioDftLogicCtrl;
hEmif->regs->DLL_CALIB_CTRL = 0x00050000U;
hEmif->regs->DLL_CALIB_CTRL_SHADOW = 0x00050000U;
hEmif->regs->SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG = ddr3Config->emiDdrParam.zqConfig;

hEmif->regs->READ_WRITE_LEVELING_RAMP_WINDOW = readWriteLvRampWin;
hEmif->regs->READ_WRITE_LEVELING_RAMP_CONTROL = 0x8000000U;
hEmif->regs->READ_WRITE_LEVELING_CONTROL = 0U;

```

```

regVal = DDR_PHY_CTRL1_VALUE(emifPhyReadLatency, emifPhyFastDilLock,
    emifPhyDilLockDiff, emifPhyInvertCkout, emifPhyDisCalibRst,
    emifPhyHalfDelayMode, emifPhyLevelDisable);

hEmif->regs->DDR_PHY_CONTROL_1 = regVal;
hEmif->regs->DDR_PHY_CONTROL_1_SHADOW = regVal;

/* Backup of the previous value. */
hEmif->regs->DDR_PHY_CONTROL_2 = ddr3Config->emifDdrParam.ddrPhyCtrl;

hEmif->regs->PRIORITY_TO_CLASS_OF_SERVICE_MAPPING = 0U;
hEmif->regs->CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING = 0U;
hEmif->regs->CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING = 0U;
hEmif->regs->READ_WRITE_EXECUTION_THRESHOLD = 0x00000305U;
hEmif->regs->COS_CONFIG = 0x00FFFFFFU;

/* SDRAM_REF_CTRL_INIT:
 * For DDR3: value used initially to get 500us delay between
 * RESET de-assertion to CKE assertion after power-up
 */
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = sdRamRefCtrlInit;
hEmif->regs->SDRAM_REFRESH_CONTROL = sdRamRefCtrlInit;
hEmif->regs->SDRAM_CONFIG_2 = ddr3Config->emifDdrParam.sdrAmCfg2;
hEmif->regs->SDRAM_CONFIG = ddr3Config->emifDdrParam.sdrAmCfg;

ddr_delay(100000);

/* Now update with the correct refresh time */
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = ddr3Config->emifDdrParam.sdrAmRefCtrl;
hEmif->regs->SDRAM_REFRESH_CONTROL = ddr3Config->emifDdrParam.sdrAmRefCtrl;

//Perform dummy ECC setup just to allow hardware leveling of ECC memories
if (eccEnable == TRUE)
{
    /* EMIF_ECC_ADDRESS_RANGE_1 setup */
    hEmif->regs->ECC_ADDRESS_RANGE_1 = 0x0;
    /* EMIF_ECC_ADDRESS_RANGE_2 setup */
    hEmif->regs->ECC_ADDRESS_RANGE_2 = 0x0;
    /* EMIF_ECC_CTRL_REG - Enable ECC on both ranges */
    hEmif->regs->ECC_CTRL_REG = 0x00000000;
}

/* Launch Full HW levelling. */
regVal = hEmif->regs->EXT_PHY_CONTROL_36;
regVal = (regVal | 0x00000100U);
hEmif->regs->EXT_PHY_CONTROL_36 = regVal;
regVal = hEmif->regs->EXT_PHY_CONTROL_36_SHADOW;
regVal = (regVal | 0x00000100U);
hEmif->regs->EXT_PHY_CONTROL_36_SHADOW = regVal;

/* Disable SDRAM refreshes before levelling */
regVal = hEmif->regs->SDRAM_REFRESH_CONTROL;
regVal = regVal | CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK;
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

/* RDWR_LVL_CTRL */
hEmif->regs->READ_WRITE_LEVELING_CONTROL =
    CSL_EMIF4D5_READ_WRITE_LEVELING_CONTROL_RDWR_LVL_FULL_START_MASK;

/* Some clock cycle delay for refresh to complete. */
ddr_delay(30000U);

/* Wait for the levelling procedure to complete */
while((hEmif->regs->READ_WRITE_LEVELING_CONTROL & 0x80000000) != 0x0U);

/* Enable SDRAM refreshes after levelling */
regVal = hEmif->regs->SDRAM_REFRESH_CONTROL;
regVal = (regVal & ~CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK);
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

if((hEmif->regs->STATUS & 0x70) != 0U)
{
    /* Indicates Hardware levelling timeout. */
    retVal = -1;
}
else
{
    emif_ddr3_updateHwLevelOutput(hEmif);

    hEmif->regs->ECC_CTRL_REG = 0U;
}

return retVal;
}

/* Refer EMIF ECC Configuration Section in TRM */
void emif_ConfigureECC(CSL_emifHandle hEmif)
{
    UInt32 regVal = 0U;
    const void *rgn1 = (const void *)CSL_MPU_EMIF1_SDRAM_CS0_REGS;
    CSL_control_core_wkupRegs *hCtrlCoreWkup = (CSL_control_core_wkupRegs *) CSL_MPU_CTRL_MODULE_WKUP_CSL_control_core_wkupRegs;
    CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS;

    /* Enable ECC in the Control Module */
    hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT | = CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_ELV | hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT | = CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_MASK;

    /* EMIF_ECC_ADDRESS_RANGE_1 - 0x80000000 to 0xA0000000 - 2GB range */
    hEmif->regs->ECC_ADDRESS_RANGE_1 = 0x3FFF0000;

    /* EMIF_ECC_CTRL_REG - Enable ECC on both ranges */
    hEmif->regs->ECC_CTRL_REG = 0xE0000001;

    /* EMIF_1B_ECC_ERR_THRSH = 2 */
    hEmif->regs->B_ECC_ERR_THRSH = 0x02000000;

    /* Initialize the ECC protected memory regions with quanta-sized and quanta-aligned data */
    /* Prime the memory to initialize DDR ECC data on external memory(1GB) connected to EMIF1 */
    /* This takes several seconds */
    memset((void *)rgn1, 0, CSL_MPU_EMIF1_SDRAM_CS0_SIZE);

    hEmif->regs->ECC_CTRL_REG = 0x00000001;

    /* Clear the status flags */
    regVal = hEmif->regs->B_ECC_ERR_CNT;
    hEmif->regs->B_ECC_ERR_CNT = regVal;
    hEmif->regs->B_ECC_ERR_DIST_1 = 0xFFFFFFFF;
    hEmif->regs->B_ECC_ERR_ADDR_LOG2 = 0x1;
}

regVal = DDR_PHY_CTRL1_VALUE(emifPhyReadLatency, emifPhyFastDilLock,
    emifPhyDilLockDiff, emifPhyInvertCkout, emifPhyDisCalibRst,
    emifPhyHalfDelayMode, emifPhyLevelDisable);

hEmif->regs->DDR_PHY_CONTROL_1 = regVal;
hEmif->regs->DDR_PHY_CONTROL_1_SHADOW = regVal;

/* Backup of the previous value. */
hEmif->regs->DDR_PHY_CONTROL_2 = ddr3Config->emifDdrParam.ddrPhyCtrl;

hEmif->regs->PRIORITY_TO_CLASS_OF_SERVICE_MAPPING = 0U;
hEmif->regs->CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING = 0U;
hEmif->regs->CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING = 0U;
hEmif->regs->READ_WRITE_EXECUTION_THRESHOLD = 0x00000305U;
hEmif->regs->COS_CONFIG = 0x00FFFFFFU;

/* SDRAM_REF_CTRL_INIT:
 * For DDR3: value used initially to get 500us delay between
 * RESET de-assertion to CKE assertion after power-up
 */
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = sdRamRefCtrlInit;
hEmif->regs->SDRAM_REFRESH_CONTROL = sdRamRefCtrlInit;
hEmif->regs->SDRAM_CONFIG_2 = ddr3Config->emifDdrParam.sdrAmCfg2;
hEmif->regs->SDRAM_CONFIG = ddr3Config->emifDdrParam.sdrAmCfg;

ddr_delay(100000);

/* Now update with the correct refresh time */
hEmif->regs->SDRAM_REFRESH_CONTROL_SHADOW = ddr3Config->emifDdrParam.sdrAmRefCtrl;
hEmif->regs->SDRAM_REFRESH_CONTROL = ddr3Config->emifDdrParam.sdrAmRefCtrl;

//Perform dummy ECC setup just to allow hardware leveling of ECC memories
if (eccEnable == TRUE)
{
    /* EMIF_ECC_ADDRESS_RANGE_1 setup */
    hEmif->regs->ECC_ADDRESS_RANGE_1 = 0x0;
    /* EMIF_ECC_ADDRESS_RANGE_2 setup */
    hEmif->regs->ECC_ADDRESS_RANGE_2 = 0x0;
    /* EMIF_ECC_CTRL_REG - Enable ECC on both ranges */
    hEmif->regs->ECC_CTRL_REG = 0x00000000;
}

/* Launch Full HW levelling. */
regVal = hEmif->regs->EXT_PHY_CONTROL_36;
regVal = (regVal | 0x00000100U);
hEmif->regs->EXT_PHY_CONTROL_36 = regVal;
regVal = hEmif->regs->EXT_PHY_CONTROL_36_SHADOW;
regVal = (regVal | 0x00000100U);
hEmif->regs->EXT_PHY_CONTROL_36_SHADOW = regVal;

/* Disable SDRAM refreshes before levelling */
regVal = hEmif->regs->SDRAM_REFRESH_CONTROL;
regVal = regVal | CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK;
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

/* RDWR_LVL_CTRL */
hEmif->regs->READ_WRITE_LEVELING_CONTROL =
    CSL_EMIF4D5_READ_WRITE_LEVELING_CONTROL_RDWR_LVL_FULL_START_MASK;

/* Some clock cycle delay for refresh to complete. */
ddr_delay(30000U);

/* Wait for the levelling procedure to complete */
while((hEmif->regs->READ_WRITE_LEVELING_CONTROL & 0x80000000) != 0x0U);

/* Enable SDRAM refreshes after levelling */
regVal = hEmif->regs->SDRAM_REFRESH_CONTROL;
regVal = (regVal & ~CSL_EMIF4D5_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK);
hEmif->regs->SDRAM_REFRESH_CONTROL = regVal;

if((hEmif->regs->STATUS & 0x70) != 0U)
{
    /* Indicates Hardware levelling timeout. */
    retVal = -1;
}
else
{
    emif_ddr3_updateHwLevelOutput(hEmif);

    hEmif->regs->ECC_CTRL_REG = 0U;
}

return retVal;
}

/* Refer EMIF ECC Configuration Section in TRM */
void emif_ConfigureECC(CSL_emifHandle hEmif)
{
    UInt32 regVal = 0U;
    const void *rgn1 = (const void *)CSL_MPU_EMIF1_SDRAM_CS0_REGS;
    CSL_control_core_wkupRegs *hCtrlCoreWkup = (CSL_control_core_wkupRegs *) CSL_MPU_CTRL_MODULE_WKUP_CSL_control_core_wkupRegs;
    CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS;

    /* Enable ECC in the Control Module */
    hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT | = CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_ELV | hCtrlCoreWkup->EMIF1_SDRAM_CONFIG_EXT | = CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_MASK;

    /* EMIF_ECC_ADDRESS_RANGE_1 - 0x80000000 to 0xA0000000 - 2GB range */
    hEmif->regs->ECC_ADDRESS_RANGE_1 = 0x3FFF0000;

    /* EMIF_ECC_CTRL_REG - Enable ECC on both ranges */
    hEmif->regs->ECC_CTRL_REG = 0xE0000001;

    /* EMIF_1B_ECC_ERR_THRSH = 2 */
    hEmif->regs->B_ECC_ERR_THRSH = 0x02000000;

    /* Initialize the ECC protected memory regions with quanta-sized and quanta-aligned data */
    /* Prime the memory to initialize DDR ECC data on external memory(1GB) connected to EMIF1 */
    /* This takes several seconds */
    memset((void *)rgn1, 0, CSL_MPU_EMIF1_SDRAM_CS0_SIZE);

    hEmif->regs->ECC_CTRL_REG = 0x00000001;

    /* Clear the status flags */
    regVal = hEmif->regs->B_ECC_ERR_CNT;
    hEmif->regs->B_ECC_ERR_CNT = regVal;
    hEmif->regs->B_ECC_ERR_DIST_1 = 0xFFFFFFFF;
    hEmif->regs->B_ECC_ERR_ADDR_LOG2 = 0x1;
}

```

