



[DDR Memory Interface]






DDR_STRBEN is trace to DDR memory for delay compensation

This net is equal to the DDR_CLKP(or DDR_CLKN) plus the length of DDR_DQXX Average Trace length


[Flash Memory and Boot Mode Select I/F]



[Camera Interface and Vout Interface]





[RS232 and ETHERNET Interface]




Title	..	Rev	2.0
Size	A3	Document Number	RS232 and ETHERNET Interface
Date:	Sunday, March 25, 2018	Sheet	4 of 10

[JTAG and Etc Interface]



Title				
Size	Document Number			Rev
A3	JTAG and Etc Interface			2.0
Date:	Sunday, March 25, 2018	Sheet	5	of 10

[illegible]

[DM368 Core and I/O Power Interface]


The schematic diagram illustrates the power supply network for the TMS320DM368ZCE processor. The processor is shown with its various power pins and their connections to external components. The power supply is divided into several sections:

- Core Power (CVDD):** The core power is supplied by a series of decoupling capacitors (C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100, C101, C102) connected to the CVDD pins (CVDD.15, CVDD.14, CVDD.13, CVDD.12, CVDD.11, CVDD.10, CVDD.9, CVDD.8, CVDD.7, CVDD.6, CVDD.5, CVDD.4, CVDD.3, CVDD.2, CVDD.1).
- I/O Power (VDDA18_PLL, VDD18_SLD0):** The I/O power is supplied by a series of decoupling capacitors (C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100, C101, C102) connected to the VDDA18_PLL, VPP, VDDRAM, RSVD, RSVD1, RSVD2, VSS, VSS.1, VSS.2, VSS.3, VSS.4, VSS.5, VSS.6, VSS.7, VSS.8, VSS.9, VSS.10, VSS.11, VSS.12, VSS.13, VSS.14, VSS.15, VSS.16, VSS.17, VSS.18, VSS.19, VSS.20, VSS.21, VSS.22, VSS.23, VSS.24, VSS.25, VSS.26, VSS.27, VSS.28, VSS.29, VDD_AEMIF1_18_33.2, AEMIF1_18_33.1, VDD_AEMIF2_18_33.2, VDD_AEMIF2_18_33.1, VDD_ISIF18_33.2, and VDD_ISIF18_EE.1 pins.
- Peripheral Power (VDD18_DDR.6, VDD18_DDR.5, VDD18_DDR.4, VDD18_DDR.3, VDD18_DDR.2, VDD18_DDR.1):** The peripheral power is supplied by a series of decoupling capacitors (C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100, C101, C102) connected to the VDD18_DDR.6, VDD18_DDR.5, VDD18_DDR.4, VDD18_DDR.3, VDD18_DDR.2, and VDD18_DDR.1 pins.

The diagram also shows the connection of the processor to various external components, including capacitors and resistors, and the ground connections.

Title		Document Number		Rev
DM368 Core and I/O Power Interface		DM368 Core and I/O Power Interface		2.0
Date:	Sunday, March 25, 2018	Sheet	6	of 10

[Power Interface]



Title		
Size A3	Document Number	Rev 2.0
Power Interface		
Date: Sunday, March 25, 2018	Sheet 7	of 10