'8T(ti,dra76-evmti,dra76ti,dra7&7TI DRA762 EVMchosen=/ocp/serial@4806a000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/serial@4806a000j/ocp/serial@4806c000r/ocp/serial@48020000z/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/ipu@58820000/ocp/ipu@55020000/ocp/dsp@40800000/ocp/dsp@41000000 /connector@1/sound0#/ocp/dss@58000000/encoder@58060000 /ocp/i2c@48060000/serializer@0cmemory memorytimerarm,armv7-timer0   &interrupt-controller@48211000arm,cortex-a15-gic'<@H!H! H!@ H!`   &MSinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu'<H(&MScpuscpu@0 cpuarm,cortex-a15[o~ cpuMScpu@1 cpuarm,cortex-a15[opp_table0operating-points-v2MSopp_nom@1000000000; , P0!opp_od@1176000000FV @ @opp_high@1500000000Yh/ v~opp_plus@1800000000kI ~socti,omap-inframpu ti,omap5-mpu-mpuocpti,dra7-l3-nocsimple-bus7-l3_main_1l3_main_2 DE > l4@4a000000ti,dra7-l4-cfgsimple-bus 7J"scm@2000ti,dra7-scm-coresimple-bus  7 scm_conf@0sysconsimple-bus 7MSpbias_regulatorti,pbias-dra7ti,pbias-omapRpbias_mmc_omap5Ypbias_mmc_omap5hw@-MSclocksdss_deshdcp_clkti,gate-clock Xsys_32k_ck ti,mux-clock MPSPehrpwm0_tbclkti,gate-clock XMSehrpwm1_tbclkti,gate-clock XMSehrpwm2_tbclkti,gate-clock XMSpinmux@1400ti,dra7-padconfpinctrl-singleh<' ?MSdcan1_pins_defaultM S dcan1_pins_sleepM S mmc1_pins_default0TX\`dhMSmmc1_pins_sdr120TX\`dhmmc1_pins_hs0TX\`dhMSmmc1_pins_sdr250TX\`dhmmc1_pins_sdr500TX\`dhmmc1_pins_ddr500TX\`dhmmc1_pins_sdr1040TX\`dhmmc2_pins_defaultPMSmmc2_pins_hsPMSmmc2_pins_ddrPMSmmc2_pins_hs200PMSmmc3_pins_default0|mmc3_pins_hs0|mmc3_pins_sdr120|mmc3_pins_sdr250|mmc3_pins_sdr500|mmc4_pins_default0mmc4_pins_sdr120mmc4_pins_hs0mmc4_pins_sdr250gpio4_pinsMSscm_conf@1c04syscon MSscm_conf@1c24syscon$$MSdma-router@b78ti,dra7-dma-crossbar x ) MSdma-router@c78ti,dra7-dma-crossbar x| )MScm_core_aon@5000ti,dra7-cm-core-aonP clocksatl_clkin0_ckti,dra7-atl-clockMCSCatl_clkin1_ckti,dra7-atl-clockMBSBatl_clkin2_ckti,dra7-atl-clockMASAatl_clkin3_ckti,dra7-atl-clockM@S@hdmi_clkin_ck fixed-clock5M/S/mlb_clkin_ck fixed-clock5MSmlbp_clkin_ck fixed-clock5MSpciesref_acs_clk_ck fixed-clock5MZSZref_clkin0_ck fixed-clock5MESEref_clkin1_ck fixed-clock5MFSFref_clkin2_ck fixed-clock5MGSGref_clkin3_ck fixed-clock5MHSHrmii_clk_ck fixed-clock5MqSqsdvenc_clkin_ck fixed-clock5secure_32k_clk_src_ck fixed-clock5MSsys_clk32_crystal_ck fixed-clock5M S sys_clk32_pseudo_ckfixed-factor-clockEPbM S virt_12000000_ck fixed-clock5MSvirt_13000000_ck fixed-clock5]@virt_16800000_ck fixed-clock5YMSvirt_19200000_ck fixed-clock5$MSvirt_20000000_ck fixed-clock51-MSvirt_26000000_ck fixed-clock5MSvirt_27000000_ck fixed-clock5MSvirt_38400000_ck fixed-clock5IMSsys_clkin2 fixed-clock5XMDSDusb_otg_clkin_ck fixed-clock5MSvideo1_clkin_ck fixed-clock5M9S9video1_m2_clkin_ck fixed-clock5M.S.video2_clkin_ck fixed-clock5M:S:video2_m2_clkin_ck fixed-clock5M-S-dpll_abe_ckti,omap4-dpll-m4xen-clockMSdpll_abe_x2_ckti,omap4-dpll-x2-clockMSdpll_abe_m2x2_ckti,divider-clockZewMSabe_clkti,divider-clockZMSdpll_abe_m2_ckti,divider-clockZewMoSodpll_abe_m3x2_ckti,divider-clockZewMSdpll_core_byp_mux ti,mux-clock,MSdpll_core_ckti,omap4-dpll-core-clock $,(MSdpll_core_x2_ckti,omap4-dpll-x2-clockMSdpll_core_h12x2_ckti,divider-clockZ?e<wMSmpu_dpll_hs_clk_divfixed-factor-clockEPMSdpll_mpu_ckti,omap5-mpu-dpll-clock`dlhMSdpll_mpu_m2_ckti,divider-clockZepwMSmpu_dclk_divfixed-factor-clockEPMSdsp_dpll_hs_clk_divfixed-factor-clockEPMSdpll_dsp_byp_mux ti,mux-clock@MSdpll_dsp_ckti,omap4-dpll-clock48@<#FMSdpll_dsp_m2_ckti,divider-clockZeDw #FM S iva_dpll_hs_clk_divfixed-factor-clockEPM!S!dpll_iva_byp_mux ti,mux-clock!M"S"dpll_iva_ckti,omap4-dpll-clock"#Ep}@M#S#dpll_iva_m2_ckti,divider-clock#Zew$%M$S$iva_dclkfixed-factor-clock$EPMSdpll_gpu_byp_mux ti,mux-clockM%S%dpll_gpu_ckti,omap4-dpll-clock%&Ly@M&S&dpll_gpu_m2_ckti,divider-clock&Zew'_(kM'S'dpll_core_m2_ckti,divider-clockZe0wM(S(core_dpll_out_dclk_divfixed-factor-clock(EPMSdpll_ddr_byp_mux ti,mux-clockM)S)dpll_ddr_ckti,omap4-dpll-clock)M*S*dpll_ddr_m2_ckti,divider-clock*Ze wMSdpll_gmac_byp_mux ti,mux-clockM+S+dpll_gmac_ckti,omap4-dpll-clock+M,S,dpll_gmac_m2_ckti,divider-clock,ZewMSvideo2_dclk_divfixed-factor-clock-EPMSvideo1_dclk_divfixed-factor-clock.EPMShdmi_dclk_divfixed-factor-clock/EPMSper_dpll_hs_clk_divfixed-factor-clockEPM^S^usb_dpll_hs_clk_divfixed-factor-clockEPMbSbeve_dpll_hs_clk_divfixed-factor-clockEPM0S0dpll_eve_byp_mux ti,mux-clock0M1S1dpll_eve_ckti,omap4-dpll-clock1M2S2dpll_eve_m2_ckti,divider-clock2ZewM3S3eve_dclk_divfixed-factor-clock3EPMSdpll_core_h13x2_ckti,divider-clockZ?e@wdpll_core_h14x2_ckti,divider-clockZ?eDwMrSrdpll_core_h22x2_ckti,divider-clockZ?eTwM;S;dpll_core_h23x2_ckti,divider-clockZ?eXwM~S~dpll_core_h24x2_ckti,divider-clockZ?e\wMSdpll_ddr_x2_ckti,omap4-dpll-x2-clock*M4S4dpll_ddr_h11x2_ckti,divider-clock4Z?e(wdpll_dsp_x2_ckti,omap4-dpll-x2-clockM5S5dpll_dsp_m3x2_ckti,divider-clock5ZeHw6ׄM6S6dpll_gmac_x2_ckti,omap4-dpll-x2-clock,M7S7dpll_gmac_h11x2_ckti,divider-clock7Z?ewM8S8dpll_gmac_h12x2_ckti,divider-clock7Z?ewdpll_gmac_h13x2_ckti,divider-clock7Z?ewMSdpll_gmac_m3x2_ckti,divider-clock7Zewgmii_m_clk_divfixed-factor-clock8EPhdmi_clk2_divfixed-factor-clock/EPMNSNhdmi_div_clkfixed-factor-clock/EPMTSTl3_iclk_divti,divider-clockZM S l4_root_clk_divfixed-factor-clock EPM S video1_clk2_divfixed-factor-clock9EPMLSLvideo1_div_clkfixed-factor-clock9EPMRSRvideo2_clk2_divfixed-factor-clock:EPMMSMvideo2_div_clkfixed-factor-clock:EPMSSSipu1_gfclk_mux ti,mux-clock; <;M<S<mcasp1_ahclkr_mux ti,mux-clock8=>?@ABCDEFGHIJPMSmcasp1_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJPMSmcasp1_aux_gfclk_mux ti,mux-clockKLMNPMStimer5_gfclk_mux ti,mux-clock0OPDEFGHQRSTUXtimer6_gfclk_mux ti,mux-clock0OPDEFGHQRSTU`timer7_gfclk_mux ti,mux-clock0OPDEFGHQRSTUhtimer8_gfclk_mux ti,mux-clock0OPDEFGHQRSTUpuart6_gfclk_mux ti,mux-clockVWdummy_ck fixed-clock5clockdomainscm_core@8000ti,dra7-cm-core0clocksdpll_pcie_ref_ckti,omap4-dpll-clock MXSXdpll_pcie_ref_m2ldo_ckti,divider-clockXZewMYSYapll_pcie_in_clk_mux@4ae06118 ti,mux-clockYZM[S[apll_pcie_ckti,dra7-apll-clock[X M\S\optfclk_pciephy1_32khz@4a0093b0ti,gate-clockPMSoptfclk_pciephy2_32khz@4a0093b8ti,gate-clockPMSoptfclk_pciephy_div@4a00821cti,divider-clock\ZM]S]optfclk_pciephy1_clk@4a0093b0ti,gate-clock\ MSoptfclk_pciephy2_clk@4a0093b8ti,gate-clock\ MSoptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock] MSoptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock] MSapll_pcie_clkvcoldofixed-factor-clock\EPapll_pcie_clkvcoldo_divfixed-factor-clock\EPapll_pcie_m2_ckfixed-factor-clock\EPMSdpll_per_byp_mux ti,mux-clock^LM_S_dpll_per_ckti,omap4-dpll-clock_@DLHM`S`dpll_per_m2_ckti,divider-clock`ZePwMaSafunc_96m_aon_dclk_divfixed-factor-clockaEPMSdpll_usb_byp_mux ti,mux-clockbMcScdpll_usb_ckti,omap4-dpll-j-type-clockcMdSddpll_usb_m2_ckti,divider-clockdZewMgSgdpll_pcie_ref_m2_ckti,divider-clockXZewMSdpll_per_x2_ckti,omap4-dpll-x2-clock`MeSedpll_per_h11x2_ckti,divider-clockeZ?eXwMfSfdpll_per_h12x2_ckti,divider-clockeZ?e\wMjSjdpll_per_h13x2_ckti,divider-clockeZ?e`wM|S|dpll_per_h14x2_ckti,divider-clockeZ?edwMsSsdpll_per_m2x2_ckti,divider-clockeZePwMWSWdpll_usb_clkdcoldofixed-factor-clockdEPMiSifunc_128m_clkfixed-factor-clockfEPMwSwfunc_12m_fclkfixed-factor-clockWEPfunc_24m_clkfixed-factor-clockaEPM?S?func_48m_fclkfixed-factor-clockWEPMVSVfunc_96m_fclkfixed-factor-clockWEPl3init_60m_fclkti,divider-clockgclkout2_clkti,gate-clockhl3init_960m_gfclkti,gate-clockiMnSndss_32khz_clkti,gate-clockP  dss_48mhz_clkti,gate-clockV  MSdss_dss_clkti,gate-clockj M S dss_hdmi_clkti,gate-clockk  MSdss_video1_clkti,gate-clockl  M S dss_video2_clkti,gate-clockm  MSgpio2_dbclkti,gate-clockP`gpio3_dbclkti,gate-clockPhgpio4_dbclkti,gate-clockPpgpio5_dbclkti,gate-clockPxgpio6_dbclkti,gate-clockPgpio7_dbclkti,gate-clockPgpio8_dbclkti,gate-clockPmmc1_clk32kti,gate-clockP(mmc2_clk32kti,gate-clockP0mmc3_clk32kti,gate-clockP mmc4_clk32kti,gate-clockP(sata_ref_clkti,gate-clockMSusb_otg_ss1_refclk960mti,gate-clocknMSusb_otg_ss2_refclk960mti,gate-clockn@MSusb_phy1_always_on_clk32kti,gate-clockP@MSusb_phy2_always_on_clk32kti,gate-clockPMSusb_phy3_always_on_clk32kti,gate-clockPMSatl_dpll_clk_mux ti,mux-clockP9:/ MpSpatl_gfclk_mux ti,mux-clock  op MSrmii_50mhz_clk_mux@13d0 ti,mux-clock8qgmac_rft_clk_mux ti,mux-clock9:o/ MSgpu_core_gclk_mux ti,mux-clock rs' t'MtStgpu_hyd_gclk_mux ti,mux-clock rs' u'MuSul3instr_ts_gclk_divti,divider-clockvP  mcasp2_ahclkr_mux ti,mux-clock8=>?@ABCDEFGHIJ`MSmcasp2_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJ`MSmcasp2_aux_gfclk_mux ti,mux-clockKLMN`MSmcasp3_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJhMSmcasp3_aux_gfclk_mux ti,mux-clockKLMNhMSmcasp4_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJMSmcasp4_aux_gfclk_mux ti,mux-clockKLMNMSmcasp5_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJxMSmcasp5_aux_gfclk_mux ti,mux-clockKLMNxMSmcasp6_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJMSmcasp6_aux_gfclk_mux ti,mux-clockKLMNMSmcasp7_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJMSmcasp7_aux_gfclk_mux ti,mux-clockKLMNMSmcasp8_ahclkx_mux ti,mux-clock8=>?@ABCDEFGHIJMSmcasp8_aux_gfclk_mux ti,mux-clockKLMNMSmmc1_fclk_mux ti,mux-clockwW(MxSxmmc1_fclk_divti,divider-clockxZ(mmc2_fclk_mux ti,mux-clockwW0MySymmc2_fclk_divti,divider-clockyZ0mmc3_gfclk_mux ti,mux-clockVW MzSzmmc3_gfclk_divti,divider-clockzZ mmc4_gfclk_mux ti,mux-clockVW(M{S{mmc4_gfclk_divti,divider-clock{Z(qspi_gfclk_mux ti,mux-clockw|8M}S}qspi_gfclk_divti,divider-clock}Z8MStimer10_gfclk_mux ti,mux-clock,OPDEFGHQRST(timer11_gfclk_mux ti,mux-clock,OPDEFGHQRST0timer13_gfclk_mux ti,mux-clock,OPDEFGHQRSTtimer14_gfclk_mux ti,mux-clock,OPDEFGHQRSTtimer15_gfclk_mux ti,mux-clock,OPDEFGHQRSTtimer16_gfclk_mux ti,mux-clock,OPDEFGHQRST0timer2_gfclk_mux ti,mux-clock,OPDEFGHQRST8timer3_gfclk_mux ti,mux-clock,OPDEFGHQRST@timer4_gfclk_mux ti,mux-clock,OPDEFGHQRSTHtimer9_gfclk_mux ti,mux-clock,OPDEFGHQRSTPuart1_gfclk_mux ti,mux-clockVW@uart2_gfclk_mux ti,mux-clockVWHuart3_gfclk_mux ti,mux-clockVWPuart4_gfclk_mux ti,mux-clockVWXuart5_gfclk_mux ti,mux-clockVWpuart7_gfclk_mux ti,mux-clockVWuart8_gfclk_mux ti,mux-clockVWuart9_gfclk_mux ti,mux-clockVWvip1_gclk_mux ti,mux-clock ~ vip2_gclk_mux ti,mux-clock ~(vip3_gclk_mux ti,mux-clock ~0clockdomainscoreaon_clkdmti,clockdomaindl4@4ae00000ti,dra7-l4-wkupsimple-bus 7Jcounter@4000ti,omap-counter32k@@ -counter_32kprm@6000 ti,dra7-prm`0 clockssys_clkin1 ti,mux-clockwMSabe_dpll_sys_clk_mux ti,mux-clockDMSabe_dpll_bypass_clk_mux ti,mux-clockPMSabe_dpll_clk_mux ti,mux-clockP MSabe_24m_fclkti,divider-clockM=S=aess_fclkti,divider-clockxZMSabe_giclk_divti,divider-clocktZMQSQabe_lp_clk_divti,divider-clock MSabe_sys_clk_divti,divider-clock ZM>S>adc_gfclk_mux ti,mux-clock DPsys_clk1_dclk_divti,divider-clockZ@MSsys_clk2_dclk_divti,divider-clockDZ@MSper_abe_x1_dclk_divti,divider-clockoZ@MSdsp_gclk_divti,divider-clock Z@MSgpu_dclkti,divider-clock'Z@MSemif_phy_dclk_divti,divider-clockZ@MSgmac_250m_dclk_divti,divider-clockZ@MSgmac_main_clkfixed-factor-clockEPMSl3init_480m_dclk_divti,divider-clockgZ@MSusb_otg_dclk_divti,divider-clockZ@MSsata_dclk_divti,divider-clockZ@MSpcie2_dclk_divti,divider-clockZ@MSpcie_dclk_divti,divider-clockZ@MSemu_dclk_divti,divider-clockZ@MSsecure_32k_dclk_divti,divider-clockZ@MSclkoutmux0_clk_mux ti,mux-clockXXMUSUclkoutmux1_clk_mux ti,mux-clockX\clkoutmux2_clk_mux ti,mux-clockX`MhShcustefuse_sys_gfclk_divfixed-factor-clockEPeve_clk ti,mux-clock36hdmi_dpll_clk_mux ti,mux-clockDdMkSkmlb_clkti,divider-clockZ@4MISImlbp_clkti,divider-clockZ@0MJSJper_abe_x1_gfclk2_divti,divider-clockoZ@8MKSKtimer_sys_clk_divti,divider-clockDZMOSOvideo1_dpll_clk_mux ti,mux-clockDhMlSlvideo2_dpll_clk_mux ti,mux-clockDlMmSmwkupaon_iclk_mux ti,mux-clockMvSvgpio1_dbclkti,gate-clockP8dcan1_sys_clk_mux ti,mux-clockDM S timer1_gfclk_mux ti,mux-clock,OPDEFGHQRST@uart10_gfclk_mux ti,mux-clockVWclockdomainsscm_conf@c000sysconMSaxi@0 simple-bus7QQ0 pcie_rc@51000000Q Q L rc_dbicsti_confconfig pci070 00< *-pcie1;@pcie-phy0pcie-phy1JX[k`~okayti,dra746-pcie-rcinterrupt-controller'<MSpcie_ep@51000000 Q(Q LQ(&ep_dbicsti_confep_dbics2addr_space  -pcie1; @pcie-phy0  disabledti,dra746-pcie-epaxi@1 simple-bus7QQ00 disabledpcie@51800000Q Q L rc_dbicsti_confconfigcd pci070000< *-pcie2; @pcie-phy0k`~ti,dra746-pcie-rcinterrupt-controller'<MSocmcram@40300000 mmio-sram@0 7@0 disabledM)S)sram-hs@0ti,secure-ramocmcram@40400000 disabled mmio-sram@@ 7@@ocmcram@40500000 disabled mmio-sram@P 7@Pbandgap@4a0021e00J! J#, J#,J#C-uart15lokayS12Xtxrxserial@4806c000ti,dra742-uartti,omap4-uartH D-uart25lokayS34Xtxrxserial@48020000ti,dra742-uartti,omap4-uartH E-uart35lokayS56Xtxrxserial@4806e000ti,dra742-uartti,omap4-uartH A-uart45l disabledS78Xtxrxserial@48066000ti,dra742-uartti,omap4-uartH` d-uart55l disabledS?@Xtxrxserial@48068000ti,dra742-uartti,omap4-uartH e-uart65l disabledSOPXtxrxserial@48420000ti,dra742-uartti,omap4-uartHB -uart75l disabledserial@48422000ti,dra742-uartti,omap4-uartHB  -uart85l disabledserial@48424000ti,dra742-uartti,omap4-uartHB@ -uart95l disabledserial@4ae2b000ti,dra742-uartti,omap4-uartJ -uart105l disabledmailbox@4a0f4000ti,omap4-mailboxJ@$ -mailbox1bn disabledmailbox@4883a000ti,omap4-mailboxH0 -mailbox2bn  disabledmailbox@4883c000ti,omap4-mailboxH0 -mailbox3bn  disabledmbox_pru1_0   disabledmbox_pru1_1   disabledmailbox@4883e000ti,omap4-mailboxH0 -mailbox4bn  disabledmbox_pru2_0   disabledmbox_pru2_1   disabledmailbox@48840000ti,omap4-mailboxH0 -mailbox5bn okayMSmbox_ipu1_ipc3x  okayMSmbox_dsp1_ipc3x  okayMSmailbox@48842000ti,omap4-mailboxH 0 -mailbox6bn okayMSmbox_ipu2_ipc3x  okayMSmbox_dsp2_ipc3x  okayMSmailbox@48844000ti,omap4-mailboxH@0 -mailbox7bn  disabledmailbox@48846000ti,omap4-mailboxH`0 -mailbox8bn  disabledmailbox@4885e000ti,omap4-mailboxH0     -mailbox9bn  disabledmailbox@48860000ti,omap4-mailboxH0  -mailbox10bn  disabledmailbox@48862000ti,omap4-mailboxH 0 -mailbox11bn  disabledmailbox@48864000ti,omap4-mailboxH@0 -mailbox12bn  disabledmailbox@48802000ti,omap4-mailboxH 0{|}~ -mailbox13bn  disabledtimer@4ae18000ti,omap5430-timerJ  -timer1timer@48032000ti,omap5430-timerH  !-timer2timer@48034000ti,omap5430-timerH@ "-timer3MStimer@48036000ti,omap5430-timerH` #-timer4timer@48820000ti,omap5430-timerH $-timer5MStimer@48822000ti,omap5430-timerH  %-timer6MStimer@48824000ti,omap5430-timerH@ &-timer7timer@48826000ti,omap5430-timerH` '-timer8timer@4803e000ti,omap5430-timerH (-timer9timer@48086000ti,omap5430-timerH` )-timer10timer@48088000ti,omap5430-timerH *-timer11MStimer@4ae20000ti,omap5430-timerJ Z-timer12timer@48828000ti,omap5430-timerH S-timer13timer@4882a000ti,omap5430-timerH T-timer14timer@4882c000ti,omap5430-timerH U-timer15timer@4882e000ti,omap5430-timerH V-timer16wdt@4ae14000 ti,omap3-wdtJ@ K -wd_timer2 disabledspinlock@4a0f6000ti,omap4-hwspinlockJ` -spinlockdmm@4e000000 ti,omap5-dmmN l-dmmipu@58820000 ti,dra7-ipuXl2ram-ipu1JU  disabledipu@55020000 ti,dra7-ipuUl2ram-ipu2J okaydsp@40800000 ti,dra7-dsp@@@l2raml1praml1dram-dsp1\JT okaygpu@56000000ti,dra7-sgx544img,sgx544V gpu_ocp_base -gpu  tuiclkfclk1fclk2bb2d@59000000 ti,dra7-bb2dY x-bb2dfclk disabledi2c@48070000 ti,omap4-i2cH 3-i2c1okay5tps65917@58 ti,tps65917X'<MStps65917_pmicti,tps65917-pmic8IYiyregulatorssmps12Ysmps12h PMSsmps3Ysmps3h PMSsmps4Ysmps4h PMSsmps5Ysmps5hw@w@M,S,ldo1Yldo1hw@w@MSldo2Yldo2hw@w@ldo3Yldo3h2Z2ZMSldo5Yldo5hw@w@MSldo4Yldo4hw@2ZMStps65917_power_buttonti,palmas-pwrbutton&lp87565@60ti,lp87565-q1`,=regulatorsbuck10Ybuck10h PMSbuck23Ybuck23h PMSpcf8757@20ti,pcf8575nxp,pcf8575 /'<&M$S$pcf8757@21ti,pcf8575nxp,pcf8575!/&'<M#S#pcf8575@26ti,pcf8575nxp,pcf8575&/p1NW] hvin6_sel_s0p2NW]hvin2_s0p7NWrhvin2_s2p11NW ] hexvin2_s0p12NW r hexvin2_s2tlv320aic3106@19~ti,tlv320aic3106(okayM"S"i2c@48072000 ti,omap4-i2cH  4-i2c2 disabledi2c@48060000 ti,omap4-i2cH 8-i2c3okay5serializer@0cti,ds90ub921q  disabledi2c@4807a000 ti,omap4-i2cH 9-i2c4 disabledi2c@4807c000 ti,omap4-i2cH 7-i2c5 disabledmmc@4809c000ti,dra7-hsmmcti,omap4-hsmmcH  N-mmc1S=>Xtxrxokay+8ER^n x q ;defaulthsImmc@480b4000ti,dra7-hsmmcti,omap4-hsmmcH @ Q-mmc2S/0Xtxrxokay8ERn q;defaulthsddr_1_8vhs200_1_8vImmc@480ad000ti,dra7-hsmmcti,omap4-hsmmcH  Y-mmc3SMNXtxrx disabledE8mmc@480d1000ti,dra7-hsmmcti,omap4-hsmmcH  [-mmc4S9:Xtxrx disabledE8mmu@40d01000ti,dra7-dsp-iommu@  -mmu0_dsp1okayMSmmu@40d02000ti,dra7-dsp-iommu@   -mmu1_dsp1okayMSmmu@58882000ti,dra7-iommuX   -mmu_ipu1okayMSmmu@55082000ti,dra7-iommuU   -mmu_ipu2okayMSpruss@4b200000ti,am5728-pruss-pruss10K K K!K"` K"K# X$dram0dram1shrdram2cfgiepmii_rt7 disabledintc@4b220000ti,am5728-pruss-intcK" intc`0host2host3host4host5host6host7host8host9'<pru0@4b234000ti,am5728-pruK#@0K" K"$iramcontroldebug disabledpru1@4b238000ti,am5728-pruK#0K"@K"Diramcontroldebug disabledmdio@4b232400ti,davinci_mdiofck B@K#$ disabledpruss@4b280000ti,am5728-pruss-pruss20K( K( K)K*` K*K+ X$dram0dram1shrdram2cfgiepmii_rt7 disabledintc@4b2a0000ti,am5728-pruss-intcK* intc`0host2host3host4host5host6host7host8host9'<pru0@4b2b4000ti,am5728-pruK+@0K* K*$iramcontroldebug disabledpru1@4b2b8000ti,am5728-pruK+0K*@K*Diramcontroldebug disabledmdio@4b2b2400ti,davinci_mdiofck B@K+$ disabledregulator-abb-mpu ti,abb-v3Yabb_mpu 2 (J}J}J`J; JXDsetup-addresscontrol-addressint-addressefuse-addressldo-address * C [` o,@v MSregulator-abb-ivahd ti,abb-v3 Yabb_ivahd 2 (J~4J~$J`J% J$pDsetup-addresscontrol-addressint-addressefuse-addressldo-address *@ C [H o0MSregulator-abb-dspeve ti,abb-v3 Yabb_dspeve 2 (J~0J~ J`J% J$lDsetup-addresscontrol-addressint-addressefuse-addressldo-address *  C [H o0MSregulator-abb-gpu ti,abb-v3Yabb_gpu 2 (J}J}J`J; JTDsetup-addresscontrol-addressint-addressefuse-addressldo-address * C [H ovMSoppdm@4a003b20ti,omap5-oppdm { J;  ,@v  ` MSoppdm@4a0025ccti,omap5-oppdm { J%  0 ` oppdm@4a0025e0ti,omap5-oppdm { J%  0 ` oppdm@4a003b08ti,omap5-oppdm { J;  v ` oppdm@4a0025f4ti,omap5-core-oppdm {J%  ` spi@48098000ti,omap4-mcspiH  <-mcspi1 @S#$%&'()* Xtx0rx0tx1rx1tx2rx2tx3rx3okayspi@4809a000ti,omap4-mcspiH  =-mcspi2  S+,-.Xtx0rx0tx1rx1okayspi@480b8000ti,omap4-mcspiH  V-mcspi3 SXtx0rx0 disabledspi@480ba000ti,omap4-mcspiH  +-mcspi4 SFGXtx0rx0 disabledqspi@4b300000ti,dra7xxx-qspiK0\qspi_baseqspi_mmap X-qspifck  Wokay m25p80@0 s25fl256s1   partition@0 QSPI.SPLpartition@1 QSPI.u-bootpartition@2 QSPI.u-boot-spl-ospartition@3 QSPI.u-boot-envpartition@4 QSPI.u-boot-env.backup1partition@5 QSPI.kernelpartition@6 QSPI.file-systembocp2scp@4a090000ti,omap-ocp2scp7J  -ocp2scp3phy@4A096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrl &tsysclkrefclk 7 GMSpciephy@4a094000ti,phy-pipe3-pcieJ @J Ddphy_rxphy_tx & RXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk GMSpciephy@4a095000ti,phy-pipe3-pcieJ PJ Tdphy_rxphy_tx &  RXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk GokayMSsata@4a141100snps,dwc-ahciJJ 1; @sata-phy-sata ]rtc@48838000ti,am3352-rtcH-rtcssP disabledocp2scp@4a080000ti,omap-ocp2scp7J  -ocp2scp1phy@4a084000ti,dra7x-usb2ti,omap-usb2J@ &wkupclkrefclk G oMSphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2JP &twkupclkrefclk G oMSphy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrl &p wkupclksysclkrefclk GMSomap_dwc3_1@48880000ti,dwc3 -usb_otg_ss1H H z7 usb@48890000 snps,dwc3Hp$GGHperipheralhostotg;@usb2-phyusb3-phy  super-speed otg  omap_dwc3_2@488c0000ti,dwc3 -usb_otg_ss2H W z7usb@488d0000 snps,dwc3Hp$IIWperipheralhostotg; @usb2-phy  high-speed host  omap_dwc3_3@48900000ti,dwc3 -usb_otg_ss3H X z7 disabledusb@48910000 snps,dwc3Hp$XXXperipheralhostotg  high-speed otg  elm@48078000ti,am3352-elmH -elm disabledgpmc@50000000ti,am3352-gpmc-gpmcP|  SXrxtx  '</ disabledatl@4843c000 ti,dra7-atlHC-atl CBA@fckokayBADo @DDatl2  mcasp@48460000ti,dra7-mcasp-audio-mcasp1HF EmpudathgtxrxSXtxrx fckahclkxahclkr disabledmcasp@48464000ti,dra7-mcasp-audio-mcasp2HF@ EmpudattxrxSXtxrx fckahclkxahclkr disabledmcasp@48468000ti,dra7-mcasp-audio-mcasp3HF FmpudattxrxSXtxrx fckahclkxokay~A  # - 8  C M!S!mcasp@4846c000ti,dra7-mcasp-audio-mcasp4HF HC`mpudattxrxSXtxrx fckahclkx disabledmcasp@48470000ti,dra7-mcasp-audio-mcasp5HG HCmpudattxrxSXtxrx fckahclkx disabledmcasp@48474000ti,dra7-mcasp-audio-mcasp6HG@ HDmpudattxrxSXtxrx fckahclkx disabledmcasp@48478000ti,dra7-mcasp-audio-mcasp7HG HEmpudattxrxSXtxrx fckahclkx disabledmcasp@4847c000ti,dra7-mcasp-audio-mcasp8HG HE@mpudattxrxSXtxrx fckahclkx disabledcrossbar@4a002a48ti,irq-crossbarJ*H0'&< N Z r ~ CD MSethernet@48484000ti,dra7-cpswti,cpsw-gmac fckcpts       xL HH@HHR.0NOPQ7Rokay mdio@48485000 ti,cpsw-mdio -davinci_mdio B@HHPMSethernet-phy@2  4 I W oethernet-phy@3  4 I W oslave@48480200   rgmii-id slave@48480300   rgmii-id cpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selJ%T gmii-seldebugssti,dra7xx-debugss sysclockin1can@481cc000ti,dra7-d_can-dcan1J  X  ok;defaultsleepactiveI   can@481d0000ti,dra7-d_can-dcan2HH  X  disableddss@58000000 ti,dra7-dssok -dss_core 87(XX@TXC XTX (dsspll1_clkctrlpll1pll2_clkctrlpll2   fckvideo1_clkvideo2_clk dispc@58001000ti,dra7-dispcX  -dss_dispc fck 4encoder@58060000 ti,dra7-hdmi XXXXwppllphycore ` disabled -dss_hdmi fcksys_clkSL Xaudio_tx portendpoint M'S'ports disabledport@lcd3endpoint vpeti,vpe-vpe~fck@H H H H H