




A  
B  
C  
D  
E  
F



A  
B  
C  
D  
E  
F



1

2


3

4

5

6

7



A


B

C

D

E

F



### Boot Configuration

DSP	Boot Mode	Primary Function	
		Pull Up	Pull Down
GPIO0	LENDIAN	Little Endian	Big Endian
GPIO1	BOOTMODE00	Boot Device	
GPIO2	BOOTMODE01	Boot Device	
GPIO3	BOOTMODE02	Boot Device	
GPIO4	BOOTMODE03	Device Cfg	
GPIO5	BOOTMODE04	Device Cfg	
GPIO6	BOOTMODE05	Device Cfg	
GPIO7	BOOTMODE06	Device Cfg	
GPIO8	BOOTMODE07	Device Cfg	
GPIO9	BOOTMODE08	Device Cfg	
GPIO10	BOOTMODE09	Device Cfg	
GPIO11	BOOTMODE10	PLL Multiplier / I2C	
GPIO12	BOOTMODE11	PLL Multiplier / I2C	
GPIO13	BOOTMODE12	PLL Multiplier / I2C	
GPIO14	PCIESSMODE0	Endpt / RootComplex	
GPIO15	PCIESSMODE1	Endpt / RootComplex	

### Boot Device

GPIO	BOOT Device	NOTE
3 2 1	EMIF16	
0 0 0	sRIO	
0 1 0	SMGII	PA driven from core clk
0 1 1	SGMII	PA driven from PA clk
1 0 0	PCle	
1 0 1	I2C	
1 1 0	SPI	
1 1 1	HyperLink	

### Device Configuration

GPIO	Device Configuration Field	The device configuration fields GPIO[10:4] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode.
[10:4]		

### PLL Settings

GPIO	INPUT CLK (MHz)	CorePac System PLL Configuration
13 12 11	50.00	
0 0 0	66.67	
0 0 1	80.00	PA driven from core clk
0 1 0	100.00	PA driven from PA clk
1 0 0	156.25	
1 0 1	250.00	
1 1 0	312.50	
1 1 1	122.88	

### PCle Mode selection(PCIESSMODE[1:0])

GPIO[15:14] INPUT	Description
00b	PCle in End-point mode
01b	PCle in Legacy End-point mode (no support for MSI)
10b	PCle in Legacy Root complex mode

1

2

3



4

5

6

7

A  
B  
C  
D  
E  
F



1

2

3







4

5

6

7

A  
B  
C  
D  
E  
F



1

2


3

4

5

6

7



1

2

3


4

5

6







7


### 1.0V & 1.5V for Serdes




U13  
TMS320C6671\_GND

A1	VSS_1		VSS_168	W7
A25	VSS_2		VSS_169	W9
B11	VSS_3		VSS_170	W11
B17	VSS_4	L19	VSS_171	W13
B25	VSS_5	L21	VSS_172	W15
C3	VSS_6	M2	VSS_173	W17
C23	VSS_7	M3	VSS_174	W19
D3	VSS_8	M4	VSS_175	W21
D14	VSS_9	M6	VSS_176	Y5
D18	VSS_10	M8	VSS_177	Y10
E5	VSS_11	M10	VSS_178	Y15
E20	VSS_12	M12	VSS_179	Y16
F6	VSS_13	M14	VSS_180	Y18
F8	VSS_14	M16	VSS_181	Y19
F10	VSS_15	M18	VSS_182	Y20
F12	VSS_16	M20	VSS_183	Y22
F16	VSS_17	M22	VSS_184	AA5
F18	VSS_18	M28	VSS_185	AA7
G1	VSS_19	N3	VSS_186	AA9
G11	VSS_20	N7	VSS_187	AA11
G13	VSS_21	N9	VSS_188	AA13
G15	VSS_22	N11	VSS_189	AA15
G17	VSS_23	N13	VSS_190	AA17
G19	VSS_24	N15	VSS_191	AA19
G21	VSS_25	N17	VSS_192	AA23
G23	VSS_26	N19	VSS_193	AA25
G25	VSS_27	N21	VSS_194	AA28
G27	VSS_28	P1	VSS_195	AB4
G29	VSS_29	P3	VSS_196	AB6
G31	VSS_30	P5	VSS_197	AB8
G33	VSS_31	P6	VSS_198	AB10
G35	VSS_32	P8	VSS_199	AB12
G37	VSS_33	P10	VSS_200	AB14
G39	VSS_34	P12	VSS_201	AB16
G41	VSS_35	P14	VSS_202	AB18
G43	VSS_36	P16	VSS_203	AB20
G45	VSS_37	P18	VSS_204	AB22
G47	VSS_38	P20	VSS_205	AC2
G49	VSS_39	P22	VSS_206	AC5
G51	VSS_40	R2	VSS_207	AC7
G53	VSS_41	R3	VSS_208	AC11
G55	VSS_42	R4	VSS_209	AC13
G57	VSS_43	R7	VSS_210	AC15
G59	VSS_44	R9	VSS_211	AC17
G61	VSS_45	R11	VSS_212	AC19
G63	VSS_46	R13	VSS_213	AD6
G65	VSS_47	R15	VSS_214	AD8
G67	VSS_48	R17	VSS_215	AD12
G69	VSS_49	R19	VSS_216	AD14
G71	VSS_50	R21	VSS_217	AD16
G73	VSS_51	T3	VSS_218	AD18
G75	VSS_52	T6	VSS_219	AE7
G77	VSS_53	T8	VSS_220	AE8
G79	VSS_54	T10	VSS_221	AE9
G81	VSS_55	T12	VSS_222	AE11
G83	VSS_56	T14	VSS_223	AE13
G85	VSS_57	T16	VSS_224	AE15
G87	VSS_58	T18	VSS_225	AE17
G89	VSS_59	T20	VSS_226	AE19
G91	VSS_60	T22	VSS_227	AE23
G93	VSS_61	T26	VSS_228	AF4
G95	VSS_62	U1	VSS_229	AF6
G97	VSS_63	U3	VSS_230	AF9
G99	VSS_64	U5	VSS_231	AF12
G101	VSS_65	U9	VSS_232	AF15
G103	VSS_66	U11	VSS_233	AF18
G105	VSS_67	U13	VSS_234	AF22
G107	VSS_68	U15	VSS_235	AG7
G109	VSS_69	U17	VSS_236	AG10
G111	VSS_70	U19	VSS_237	AG13
G113	VSS_71	U21	VSS_238	AG16
G115	VSS_72	V1	VSS_239	AG19
G117	VSS_73	V2	VSS_240	AH6
G119	VSS_74	V3	VSS_241	AH9
G121	VSS_75	V4	VSS_242	AH12
G123	VSS_76	V6	VSS_243	AH15
G125	VSS_77	V8	VSS_244	AH18
G127	VSS_78	V10	VSS_245	AJ1
G129	VSS_79	V12	VSS_246	AJ7
G131	VSS_80	V14	VSS_247	AJ10
G133	VSS_81	V16	VSS_248	AJ13
G135	VSS_82	V18	VSS_249	AJ16
G137	VSS_83	V20	VSS_250	AJ19
G139	VSS_84	V22	VSS_251	AJ23
G141	VSS_85		VSS_252	









88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75 / 50 Ohm

Pin to Constant Mapping

Pin	Bit[2:0]
VDD0	1 1 1
LED_LINK10	1 1 0
LED_LINK100	1 0 1
LED_LINK1000	1 0 0
LED_DUPLEX	0 1 1
LED_RX	0 1 0
LED_TX	0 0 1
VSS	0 0 0

88E1111 Device Pin to Configuration Bit Mapping

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	0 0 1	LED_TX	PHY Address bit [2:0] 001
CONFIG1	1 0 0	LED_LINK1000	Enable Pause , PHY Address bit[4:3] = 00
CONFIG2	1 1 1	VDD0	Auto-Neg advertise all capabilities , prefer Master
CONFIG3	0 1 1	LED_DUPLEX	Enable MDI crossover , disable 125CLK
CONFIG4	1 0 0	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	1 1 0	LED_LINK10	Disable fiber / copper Auto-detect , Disable sleep
CONFIG6	0 0 0	VSS	Select MDIO interface , INT signal active high, 50ohm SERDES

A


B

C

D

E

F



1

2

3

4

5

6

7

A



B

C

D

E

F



1

2

3

4

5

6

7

A







B

C

D

E

F



1

2

3

4

5

6

7