


to XC6SLLX9 24MHz(XC6SLX9 inner PLL x 4.375 = 105MHz)



These are synchronized with 105 MHz clock and inverted signal.

