





Accounting for fpga\_clk to GPMC\_FCLK drift:  
- Earliest case: fpga\_clk phase such that FPGA latches the min. timing transition on gpmc\_cs0\_n and/or gpmc\_oen\_ren  
- Latest case: fpga\_clk phase such that FPGA misses the max. timing transition on gpmc\_cs0\_n and/or gpmc\_oen\_ren



Accounting for fpga\_clk to GPMC\_FCLK drift:  
- Earliest case: fpga\_clk phase such that FPGA latches the min. timing transition on gpmc\_cs0\_n and/or gpmc\_wen  
- Latest case: fpga\_clk phase such that FPGA misses the max. timing transition on gpmc\_cs0\_n and/or gpmc\_wen

