


Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevCode>	
Date:	Thursday, April 19, 2018	Sheet	1 of 14

CPU board



J6 Entry ES1.0

Data Manual: SPRS960_DRA71x_J6Entry_Aug2016
Package: 17x17mm, 625 BGA-FC, 0.65mm Pitch
Pinlist: J6Entry_Ch3_pinlist_v0.9.xls
Ballmap: J6Entry_pkg_netlist_17mm_v1.0.xlsx
PCB Footprint: J6Entry_DRA71x_ZDN_v4
SCH Symbol: IC_J6Entry_17mm_625BGA_v0.44

DISPLAY

HDMI

GPIO

RTC

CLOCKING

MEDIA CARDS









VIDEO IN PORT

Debug

I2C

Si Test


CAMERA PORT



Title			
NU100			
Size	Document Number	Rev	
C	J6E MEM VIP CAM DIS SYS	0.1	
Date	Thursday, April 19, 2018	Sheet	2 of 14


CPU board

UIE



IC_JEntry_17mm_625BGA

Title			
NU100			
Size	Document Number	Rev	0.1
C	J6E CNTVY		
Date	Thursday, April 19, 2018	Sheet	3 of 14



J6 Entry ES1.0

Data Manual: SPRS960_DRA71x_J6Entry_Aug2016
 Package: 17x17mm, 625 BGA-FC, 0.65mm Pitch
 Pinlist: J6Entry_Ch3_pinlist_v0.9.xls
 Ballmap: J6Entry_pkg_netlist_17mm_v1.0.xls
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_625BGA_v0.44

MEMORY
 - Voltatile, DDR3
 EMIF1

IC_J6Entry_17mm_625BGA


Title			NU100
Size	Document Number		Rev
C	J6E DDR		0.1
Date	Thursday, April 19, 2018	Sheet	4 of 14

CPU board

J6 Entry ES1.0

Data Manual: SPRS960_DRA71x_J6Entry_Aug2016
 Package: 17x17mm, 625 BGA-FC, 0.65mm Pitch
 Pinlist: J6Entry_Ch3_pinlist_v0.9.xls
 Ballmap: J6Entry_pkg_netlist_17mm_v1.0.xlsx
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_625BGA_v0.44

POWER ANALOG SUPPLIES INTERNAL LDOS




Title			NU100
Size	Document Number		Rev
C	J6E ANA PWR		0.1
Date	Thursday, April 19, 2018	Sheet	5 of 14

CPU board

J6 Entry ES1.0




Data Manual: SPRS960_DRA71x_J6Entry_Aug2016
 Package: 17x17mm, 625 BGA-FC, 0.65mm Pitch
 Pinlist: J6Entry_Ch3_pinlist_v0.9.xls
 Ballmap: J6Entry_pkg_netlist_17mm_v1.0.xls
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_625BGA_v0.44

POWER
DIGITAL SUPPLIES & GNDS




Title			NU100
Size	Document Number		Rev
C	J6E DIG PWR		0.1
Date	Thursday, April 19, 2018	Sheet	6 of 14


CPU board



Termination Resistors




Termination Regulator




Title		
NU100		
Size	Document Number	Rev
C	DDR3 MEMORY BANK 1	0.1
Date	Thursday, April 19, 2018	Sheet 7 of 14

CPU board








- MTFC32GAKAEF-AIT - 169 TFBGA, v5.0
- MTFC32GAKAECN-AIT - 153 VFBGA, v5.0
- MTFC32GJWEF-4M AIT Z - 169 TFBGA, v4.51






ROUTE THE FOLLOWING SIGNALS AS A GROUP WITH A NET LENGTH LESS THAN 2.75 INCHES AND 40ps OF SKIN. PLACE THE DUAL RESISTOR CLOSE TOGETHER NEAR THE PIN OF THE FLASH.


- AQSPI1_SCLK
- AQSPI1_RTCLK
- AQSPI1_CS[0]
- AQSPI1_D[0]
- AQSPI1_D[1]
- AQSPI1_D[2]
- AQSPI1_D[3]






- J1 pin 5 由PANEL_BL_EN 改 H_UART6_TXD
- J1 pin 8 由GPIO_RS6 改 PANEL_BL_EN
- J1 pin 46 由Button 1 改 H_UART6_RXD
- J1 pin 60 由GPIO_RS5 改 Button 1
- J1 pin 9 由USB1_VBUS_OCN 改 H_UART10_RXD
- J1 pin 11 由USB1_STATUS 改 H_UART10_TXD





Title		
NU100		
Size	Document Number	Rev
A	MCU	0.1
Date:	Thursday, April 19, 2018	Sheet 11 of 14

CPU board



Title			NU100		
Size	Document Number		Rev		
C	HDMI		0.1		
Date	Thursday, April 19, 2018	Sheet	12	of 14	

CPU board

THE LP87XX GPx FUNCTIONS ARE NOT ACTIVE UNTIL AFTER THE OTP IS LOADED, ~7.5ms. SELECT PULLUP/PULLDOWN ACCORDINGLY.

PCB Notes:
Non-current carrying nets
Route as pseudo-DIF Pair
using min trace width
no impedance requirement.

PCB Notes:
Non-current carrying nets
Route as pseudo-DIF Pair
using min trace width
no impedance requirement.

3,17,18,19,22,23,26 H_LC1_SCL

3,17,18,19,22,23,26 H_LC1_SDA

3 H_PMC_INTn

8 D3v3_EN





SDELAY = 3.0ms/0.5ms

SDELAY = 4.5ms/0ms (GPO2)

>>D3v3_EN

SDELAY = 1.0ms/1.5ms

SDELAY = 4.5ms/0ms




- => <“EVM Power Rails”>
- SDELAY = Startup ms/Shutdown ms
- => VDD_CORE_AV8
- SDELAY = 1.5ms/1ms
- => VDD_DSPEVE_AV8
- SDELAY = 2.0ms/1ms
- => VDDSHV8
- SDELAY = 3.0ms/0.5ms
- => VDDA_USB3V3
- SDELAY = 3.5ms/0.5ms
- => VDDS_1V8
- => VDDS_SHV11
- SDELAY = 0ms/1.5ms
- => VDD_DDR
- SDELAY = 1ms/1.0ms
- => VDA_1V8_PLL
- SDELAY = 0.5ms/1.5ms
- => VDA_1V8_PHY
- SDELAY = 2.5ms/1.5ms

PMIC MAPPING THROUGH MEASUREMENT TO FEEDBACK.

- DR2
- LP8733-BUCK0 - VPO_S1_AV8 - VDD_CORE_AV8 - FB_VPO_S1_AV8
 - LP8733-BUCK1 - VPO_S2_AV8 - VDD_DSPEVE_AV8 - FB_VPO_S2_AV8
 - LP8732-BUCK0 - VPO_S3_1V8 - VDDS_1V8 - FB_VPO_S3_1V8
 - LP8732-BUCK1 - VPO_S4_DDR - VDD_DDR_1V35 - FB_VPO_S4_DDR
 - LP8733-LDO0 - VPO_L1_3V3 - VDDSHV8
 - LP8733-LDO1 - VPO_L2_3V3 - VDDA_USB3V3
 - LP8732-LDO0 - VPO_L3_1V8 - VDA_1V8_PLL
 - LP8732-LDO1 - VPO_L4_1V8 - VDA_1V8_PHY

File		
NU100		
Size	Document Number	Rev
C	PMIC	0.1
Date	Thursday, April 19, 2018	Sheet 13 of 14



Title		
NU100		
Size	Document Number	Rev
B	LVDS	0.1
Date:	Thursday, April 19, 2018	Sheet 14 of 14