/*
    FreeRTOS V9.0.0 - Copyright (C) 2016 Real Time Engineers Ltd.
    All rights reserved

    VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.

    This file is part of the FreeRTOS distribution.

    FreeRTOS is free software; you can redistribute it and/or modify it under
    the terms of the GNU General Public License (version 2) as published by the
    Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.

    ***************************************************************************
    >>!   NOTE: The modification to the GPL is included to allow you to     !<<
    >>!   distribute a combined work that includes FreeRTOS without being   !<<
    >>!   obliged to provide the source code for proprietary components     !<<
    >>!   outside of the FreeRTOS kernel.                                   !<<
    ***************************************************************************

    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
    WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
    FOR A PARTICULAR PURPOSE.  Full license text is available on the following
    link: http://www.freertos.org/a00114.html

    ***************************************************************************
     *                                                                       *
     *    FreeRTOS provides completely free yet professionally developed,    *
     *    robust, strictly quality controlled, supported, and cross          *
     *    platform software that is more than just the market leader, it     *
     *    is the industry's de facto standard.                               *
     *                                                                       *
     *    Help yourself get started quickly while simultaneously helping     *
     *    to support the FreeRTOS project by purchasing a FreeRTOS           *
     *    tutorial book, reference manual, or both:                          *
     *    http://www.FreeRTOS.org/Documentation                              *
     *                                                                       *
    ***************************************************************************

    http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading
    the FAQ page "My application does not run, what could be wrong?".  Have you
    defined configASSERT()?

    http://www.FreeRTOS.org/support - In return for receiving this top quality
    embedded software for free we request you assist our global community by
    participating in the support forum.

    http://www.FreeRTOS.org/training - Investing in training allows your team to
    be as productive as possible as early as possible.  Now you can receive
    FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
    Ltd, and the world's leading authority on the world's leading RTOS.

    http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
    including FreeRTOS+Trace - an indispensable productivity tool, a DOS
    compatible FAT file system, and our tiny thread aware UDP/IP stack.

    http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
    Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.

    http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
    Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS
    licenses offer ticketed support, indemnification and commercial middleware.

    http://www.SafeRTOS.com - High Integrity Systems also provide a safety
    engineered and independently SIL3 certified version for use in safety and
    mission critical applications that require provable dependability.

    1 tab == 4 spaces!
*/

#ifndef __PORTMACRO_H__
#define __PORTMACRO_H__

/*-----------------------------------------------------------
 * Port specific definitions.
 *
 * The settings in this file configure FreeRTOS correctly for the
 * given hardware and compiler.
 *
 * These settings should not be altered.
 *-----------------------------------------------------------
 */

/* Type definitions. */
#define portCHAR        char
#define portFLOAT       float
#define portDOUBLE      double
#define portLONG        long
#define portSHORT       short
#define portSTACK_TYPE  uint32_t
#define portBASE_TYPE   long

typedef portSTACK_TYPE StackType_t;
typedef long BaseType_t;
typedef unsigned long UBaseType_t;

#if (configUSE_16_BIT_TICKS == 1)
    typedef uint16_t TickType_t;
    #define portMAX_DELAY (TickType_t) 0xFFFF
#else
    typedef uint32_t TickType_t;
    #define portMAX_DELAY (TickType_t) 0xFFFFFFFFF

	/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
	not need to be guarded with a critical section. */
	#define portTICK_TYPE_IS_ATOMIC 1
#endif


/* Architecture specifics. */
#define portSTACK_GROWTH    (-1)
#define portTICK_PERIOD_MS    ((TickType_t) 1000 / configTICK_RATE_HZ)
#define portBYTE_ALIGNMENT  8

/* Critical section handling. */
#ifdef __cplusplus
#pragma SWI_ALIAS(2)
#else
#pragma SWI_ALIAS(vPortEnterCritical, 2)
#endif
extern void vPortEnterCritical( void );

#ifdef __cplusplus
#pragma SWI_ALIAS(3)
#else
#pragma SWI_ALIAS(vPortExitCritical, 3)
#endif
extern void vPortExitCritical( void );

#ifdef __cplusplus
#pragma SWI_ALIAS(5)
#else
#pragma SWI_ALIAS(vPortDisableInterrupts, 5)
#endif
extern void vPortDisableInterrupts( void );


#ifdef __cplusplus
#pragma SWI_ALIAS(6)
#else
#pragma SWI_ALIAS(vPortEnableInterrupts, 6)
#endif
extern void vPortEnableInterrupts( void );

#define portENTER_CRITICAL()        vPortEnterCritical()
#define portEXIT_CRITICAL()         vPortExitCritical()
#define portDISABLE_INTERRUPTS()    vPortDisableInterrupts()
#define portENABLE_INTERRUPTS()		vPortEnableInterrupts()

/* Scheduler utilities. */
#ifdef __cplusplus
#pragma SWI_ALIAS(0)
#else
#pragma SWI_ALIAS(vPortYield, 0)
#endif
extern void vPortYield( void );

#define portYIELD()             	vPortYield()
#define portSYS_SSIR1_REG			( * ( ( volatile uint32_t * ) 0xFFFFFFB0 ) )
#define portSYS_SSIR1_SSKEY			( 0x7500UL )

#define portYIELD_WITHIN_API()		{ portSYS_SSIR1_REG = portSYS_SSIR1_SSKEY;  asm( " DSB " ); asm( " ISB " ); }
#define portYIELD_FROM_ISR( x )		if( x != pdFALSE ){ portSYS_SSIR1_REG = portSYS_SSIR1_SSKEY;  ( void ) portSYS_SSIR1_REG; }

#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
	#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
#endif

/* Floating Point Support */
#ifdef __cplusplus
#pragma SWI_ALIAS(4)
#else
#pragma SWI_ALIAS(vPortTaskUsesFPU, 4)
#endif
extern void vPortTaskUsesFPU(void);

/* Architecture specific optimisations. */
#if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1

	/* Generic helper function. */
	unsigned long ulPortCountLeadingZeros( unsigned long ulBitmap );

	/* Check the configuration. */
	#if( configMAX_PRIORITIES > 32 )
		#error configUSE_PORT_OPTIMISED_TASK_SELECTION can only be set to 1 when configMAX_PRIORITIES is less than or equal to 32.  It is very rare that a system requires more than 10 to 15 difference priorities as tasks that share a priority will time slice.
	#endif

	/* Store/clear the ready priorities in a bit map. */
	#define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )
	#define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )

	/*-----------------------------------------------------------*/

	#define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31 - ulPortCountLeadingZeros( ( uxReadyPriorities ) ) )

#endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */


/* Task function macros as described on the FreeRTOS.org WEB site. */
#define portTASK_FUNCTION(vFunction, pvParameters)       void vFunction(void *pvParameters)
#define portTASK_FUNCTION_PROTO(vFunction, pvParameters) void vFunction(void *pvParameters)


/* MPU specific constants.  */
#define portUSING_MPU_WRAPPERS		            1
#define portPRIVILEGE_BIT                       ( 0x80000000UL )

#define portMPU_REGION_READ_WRITE				( 0x03UL << 8UL )
#define portMPU_REGION_PRIVILEGED_READ_ONLY		( 0x05UL << 8UL )
#define portMPU_REGION_READ_ONLY				( 0x06UL << 8UL )
#define portMPU_REGION_PRIVILEGED_READ_WRITE	( 0x01UL << 8UL )

#define portMPU_REGION_STRONGLY_ORDERED         ( 0x00UL )
#define portMPU_REGION_DEVICE                   ( 0x01UL )
#define portMPU_REGION_CACHEABLE_BUFFERABLE		( 0x03UL )
#define portMPU_REGION_EXECUTE_NEVER			( 0x01UL << 12UL )

#define portMPU_STRONGLYORDERED_SHAREABLE  ( 0x0000UL ) /**< Memory type strongly ordered and sharable */
#define portMPU_DEVICE_SHAREABLE           ( 0x0001UL ) /**< Memory type device and sharable */
#define portMPU_NORMAL_OIWTNOWA_NONSHARED  ( 0x0002UL ) /**< Memory type normal outer and inner write-through, no write allocate and non shared */
#define portMPU_NORMAL_OIWBNOWA_NONSHARED  ( 0x0003UL ) /**< Memory type normal outer and inner write-back, no write allocate and non shared */
#define portMPU_NORMAL_OIWTNOWA_SHARED     ( 0x0006UL ) /**< Memory type normal outer and inner write-through, no write allocate and shared */
#define portMPU_NORMAL_OIWBNOWA_SHARED     ( 0x0007UL ) /**< Memory type normal outer and inner write-back, no write allocate and shared */
#define portMPU_NORMAL_OINC_NONSHARED      ( 0x0008UL ) /**< Memory type normal outer and inner non-cachable and non shared */
#define portMPU_NORMAL_OIWBWA_NONSHARED    ( 0x000BUL ) /**< Memory type normal outer and inner write-back, write allocate and non shared */
#define portMPU_NORMAL_OINC_SHARED         ( 0x000CUL ) /**< Memory type normal outer and inner non-cachable and shared */
#define portMPU_NORMAL_OIWBWA_SHARED       ( 0x000FUL ) /**< Memory type normal outer and inner write-back, write allocate and shared */
#define portMPU_DEVICE_NONSHAREABLE        ( 0x0010UL ) /**< Memory type device and non sharable */

#define portMPU_PRIV_NA_USER_NA_EXEC    ( 0x0000UL ) /**< Alias no access in privileged mode, no access in user mode and execute */
#define portMPU_PRIV_RW_USER_NA_EXEC    ( 0x0100UL ) /**< Alias no read/write in privileged mode, no access in user mode and execute */
#define portMPU_PRIV_RW_USER_RO_EXEC    ( 0x0200UL ) /**< Alias no read/write in privileged mode, read only in user mode and execute */
#define portMPU_PRIV_RW_USER_RW_EXEC    ( 0x0300UL ) /**< Alias no read/write in privileged mode, read/write in user mode and execute */
#define portMPU_PRIV_RO_USER_NA_EXEC    ( 0x0500UL ) /**< Alias no read only in privileged mode, no access in user mode and execute */
#define portMPU_PRIV_RO_USER_RO_EXEC    ( 0x0600UL ) /**< Alias no read only in privileged mode, read only in user mode and execute */
#define portMPU_PRIV_NA_USER_NA_NOEXEC  ( 0x1000UL ) /**< Alias no access in privileged mode, no access in user mode and no execution */
#define portMPU_PRIV_RW_USER_NA_NOEXEC  ( 0x1100UL ) /**< Alias no read/write in privileged mode, no access in user mode and no execution */
#define portMPU_PRIV_RW_USER_RO_NOEXEC  ( 0x1200UL ) /**< Alias no read/write in privileged mode, read only in user mode and no execution */
#define portMPU_PRIV_RW_USER_RW_NOEXEC  ( 0x1300UL ) /**< Alias no read/write in privileged mode, read/write in user mode and no execution */
#define portMPU_PRIV_RO_USER_NA_NOEXEC  ( 0x1500UL ) /**< Alias no read only in privileged mode, no access in user mode and no execution */
#define portMPU_PRIV_RO_USER_RO_NOEXEC  ( 0x1600UL ) /**< Alias no read only in privileged mode, read only in user mode and no execution */

#define portMPU_REGION_ENABLE					( 0x01UL )

#define portMPU_TOTAL_REGIONS				    ( 12UL )

/* MPU Sub Region region */
#define portMPU_SUBREGION_0_DISABLE			    ( 0x1UL << 8UL )
#define portMPU_SUBREGION_1_DISABLE			    ( 0x1UL << 9UL )
#define portMPU_SUBREGION_2_DISABLE			    ( 0x1UL << 10UL )
#define portMPU_SUBREGION_3_DISABLE			    ( 0x1UL << 11UL )
#define portMPU_SUBREGION_4_DISABLE			    ( 0x1UL << 12UL )
#define portMPU_SUBREGION_5_DISABLE			    ( 0x1UL << 13UL )
#define portMPU_SUBREGION_6_DISABLE			    ( 0x1UL << 14UL )
#define portMPU_SUBREGION_7_DISABLE			    ( 0x1UL << 15UL )

/* MPU region sizes */
#define portMPU_SIZE_32B						( 0x04UL << 1UL )
#define portMPU_SIZE_64B						( 0x05UL << 1UL )
#define portMPU_SIZE_128B						( 0x06UL << 1UL )
#define portMPU_SIZE_256B						( 0x07UL << 1UL )
#define portMPU_SIZE_512B						( 0x08UL << 1UL )
#define portMPU_SIZE_1KB						( 0x09UL << 1UL )
#define portMPU_SIZE_2KB						( 0x0AUL << 1UL )
#define portMPU_SIZE_4KB						( 0x0BUL << 1UL )
#define portMPU_SIZE_8KB						( 0x0CUL << 1UL )
#define portMPU_SIZE_16KB                       ( 0x0DUL << 1UL )
#define portMPU_SIZE_32KB                       ( 0x0EUL << 1UL )
#define portMPU_SIZE_64KB                       ( 0x0FUL << 1UL )
#define portMPU_SIZE_128KB                      ( 0x10UL << 1UL )
#define portMPU_SIZE_256KB                      ( 0x11UL << 1UL )
#define portMPU_SIZE_512KB                      ( 0x12UL << 1UL )
#define portMPU_SIZE_1MB					    ( 0x13UL << 1UL )
#define portMPU_SIZE_2MB					    ( 0x14UL << 1UL )
#define portMPU_SIZE_4MB					    ( 0x15UL << 1UL )
#define portMPU_SIZE_8MB					    ( 0x16UL << 1UL )
#define portMPU_SIZE_16MB						( 0x17UL << 1UL )
#define portMPU_SIZE_32MB						( 0x18UL << 1UL )
#define portMPU_SIZE_64MB					    ( 0x19UL << 1UL )
#define portMPU_SIZE_128MB					    ( 0x1AUL << 1UL )
#define portMPU_SIZE_256MB					    ( 0x1BUL << 1UL )
#define portMPU_SIZE_512MB					    ( 0x1CUL << 1UL )
#define portMPU_SIZE_1GB					    ( 0x1DUL << 1UL )
#define portMPU_SIZE_2GB					    ( 0x1EUL << 1UL )
#define portMPU_SIZE_4GB					    ( 0x1FUL << 1UL )

/* Default MPU regions */
#define portUNPRIVILEGED_FLASH_REGION		    ( 0UL )
#define portPRIVILEGED_FLASH_REGION			    ( 1UL )
#define portPRIVILEGED_RAM_REGION			    ( 2UL )
#define portGENERAL_PERIPHERALS_REGION		    ( 3UL )
#define portSTACK_REGION					    ( 5UL - 1UL )
#define portFIRST_CONFIGURABLE_REGION	        ( 6UL - 1UL )
#define portLAST_CONFIGURABLE_REGION		    ( portMPU_TOTAL_REGIONS - 2 )
#define portPRIVILEGED_SYSTEM_REGION            ( portMPU_TOTAL_REGIONS - 1 )
#define portNUM_CONFIGURABLE_REGIONS		    ( ( portLAST_CONFIGURABLE_REGION - portFIRST_CONFIGURABLE_REGION ) + 1 )
#define portTOTAL_NUM_REGIONS				    ( portNUM_CONFIGURABLE_REGIONS + 1 ) /* Plus one to make space for the stack region. */

#define portSWITCH_TO_USER_MODE() \
{ \
   asm( " CPS #0x10"); \
}


typedef struct MPU_REGION_REGISTERS
{
	unsigned ulRegionBaseAddress;
	unsigned ulRegionSize;
	unsigned ulRegionAttribute;
} xMPU_REGION_REGISTERS;


/* Plus 1 to create space for the stack region. */
typedef struct MPU_SETTINGS
{
	xMPU_REGION_REGISTERS xRegion[ portTOTAL_NUM_REGIONS ];
} xMPU_SETTINGS;

#endif /* __PORTMACRO_H__ */

