


轨道电路  
发送器CPU板 原理图

|     |                 |      |            |
|-----|-----------------|------|------------|
| 文件名 | ZPW.F-CPU_A.dsn |      |            |
| 版本号 |                 | 发布日期 | 2024年6月24日 |
| 设计  |                 | 日期   |            |
| 审核  |                 | 日期   |            |
| 批准  |                 | 日期   |            |


|                                                                                                                                                                                                                                                                                                                             |             |                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-----------------|
| <div> 北京全路通信信号研究设计院集团有限公司</div> <div> Beijing National Railway Research &amp; Design Institute of Signal &amp; Communication Group Co., Ltd</div> |             |                 |
| 标题<br><Title>                                                                                                                                                                                                                                                                                                               |             |                 |
| 尺寸<br>A                                                                                                                                                                                                                                                                                                                     | 图号<br><Doc> | 版本<br><RevCode> |
| 日期: Thursday, June 27, 2024                                                                                                                                                                                                                                                                                                 |             | Sheet 1 of 14   |

| 目录 |         |
|----|---------|
| 页码 | 图纸内容    |
| 01 | 封面      |
| 02 | 目录和版本记录 |
| 03 | 系统结构图   |
| 04 | 电源拓扑图   |
| 05 | ADC     |
| 06 | 总线      |
| 07 | 双CPU通信  |
| 08 | CAN LED |
| 09 | JATA    |
| 10 | TIMER   |
| 11 | MCU电源   |
| 12 | FPGA    |
| 13 | 电源      |
| 14 | 连接器     |



| 修订历史   |         |           |     |
|--------|---------|-----------|-----|
| 版本     | 描述      | 日期        | 设计者 |
| V0.0.1 | 初建      | 2024.6.10 | 李自生 |
| V0.1.0 | 完成项目组评审 | 2024.6.25 | 李自生 |
|        |         |           |     |








|       |                         |               |
|-------|-------------------------|---------------|
| Title |                         |               |
| 123   |                         |               |
| Size  | Document Number         | Rev           |
| A     | <Doc>                   | 1.1           |
| Date: | Thursday, June 27, 2024 | Sheet 3 of 14 |





|       |                         |  |       |         |
|-------|-------------------------|--|-------|---------|
| Title |                         |  | 123   |         |
| Size  | Document Number         |  | Rev   |         |
| A     | <Doc>                   |  | 1.1   |         |
| Date: | Thursday, June 27, 2024 |  | Sheet | 4 of 14 |





|         |                         |       |                 |
|---------|-------------------------|-------|-----------------|
| Part    |                         |       | TMS570LC43x HCK |
| Site    | Document Number         | Rev   |                 |
| Chennai | ADCU ADC                | B     |                 |
| Date    | Thursday, June 27, 2024 | Sheet | 5 of 14         |









|                 |                         |               |
|-----------------|-------------------------|---------------|
| Title           |                         |               |
| TMS570LC43x HDK |                         |               |
| Size            | Document Number         | Rev           |
| Custom          | MCU DCAN, FRAY, LIN     | D             |
| Date            | Thursday, June 27, 2024 | Sheet 8 of 14 |
















|       |                         |       |                 |
|-------|-------------------------|-------|-----------------|
| Title |                         |       | TMS570LC43x HDK |
| Size  | Document Number         | Rev   |                 |
| B     | MCU JTAG & OSC          | D     |                 |
| Date: | Thursday, June 27, 2024 | Sheet | 9 of 14         |





|                 |                         |       |          |
|-----------------|-------------------------|-------|----------|
| Title           |                         |       |          |
| TMS570LC43x HDK |                         |       |          |
| Size            | Document Number         |       | Rev      |
| Custom          | MCU ETM & Raved RTP     |       | B        |
| Date            | Thursday, June 27, 2024 | Sheet | 10 of 14 |













### FPGA电源及参考源






### CPU1参考源及复位电路








### CPU2参考源及复位电路



|       |                |                                                                                       |            |
|-------|----------------|---------------------------------------------------------------------------------------|------------|
| 系统名称  | 智轨平台           |                                                                                       |            |
| 功能模块名 | 主控板            |                                                                                       |            |
| 原理图名  | <Drawing Name> |                                                                                       |            |
| 版本号   | V1.0.0.0       | 日期                                                                                    | 2023-05-20 |
| 设计者   |                | 页码                                                                                    | 13 / 14    |
| 审核者   |                |  |            |
| 相关负责人 |                |                                                                                       |            |



sz板中: 1SCJCV和2SCJCV是一个网络, 1SCJCI和2SCJCI是一个网络



ACTRL51 52继电器编码才用到