## **Interrupt from PRU to R5F**

**Processors Platform Software** 

Exported on 07/08/2025

## **Table of Contents**

Initializing and Handling Interrupt on R5F:	. 3
Generating interrupt from PRU:	. 5

## Initializing and Handling Interrupt on R5F:

First you will have to configure the interrupt using SysConfig (More information at: AM64x MCU+ SDK: PRUICSS (ti.com)<sup>1</sup>)

In SysConfig: Under PRUICSS module select ICSSG Instance and then

Select an interrupt Event number from 16 to 31 under PRUICSS > ICSSG0 INTC Internal Signals Mapping. Can proceed with default mapping for Channel and host interrupt. (TRM 6.4.7.1)




Figure 6-190. PRU\_ICSSG Interrupt Controller Block Diagram

From TRM 9.4.1.3 R5FSS0\_CORE1 Interrupt Map:

R5FSS0\_CORE0\_INTR\_IN\_120 120 PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_0 R5FSS0 CORE0 INTR IN 121 121 PRU ICSSG0 PR1 HOST INTR PEND 1 R5FSS0 CORE0 INTR IN 122 PRU ICSSG0 PR1 HOST INTR PEND 2 122 R5FSS0\_CORE0\_INTR\_IN\_123 123 PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_3 R5FSS0 CORE0 INTR IN 124 124 PRU ICSSG0 PR1 HOST INTR PEND 4 R5FSS0\_CORE0\_INTR\_IN\_125 PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_5 125 R5FSS0\_CORE0\_INTR\_IN\_126 126 PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_6 R5FSS0\_CORE0\_INTR\_IN\_127 127 PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_7

<sup>1</sup> https://software-dl.ti.com/mcu-plus-sdk/esd/AM64X/08\_02\_00\_31/exports/docs/api\_guide\_am64x/DRIVERS\_PRUICSS\_PAGE.html#autotoc\_md612

Host interrupts 2-9 (from 0 to 19 as in Fig 6-190 above) are exported to system interrupts and correspond to PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_0-PRU\_ICSSG0\_PR1\_HOST\_INTR\_PEND\_7 and create interrupt on R5F0-0 on input interrupt lines 120-127.

Initialize the interrupts as: (Refer: AM64x MCU+ SDK: PRUICSS (ti.com)2)

For ICSS internal event number 16 mapped to channel 2 → host interrupt 2, sample code snippet:

```
gPruIcss0Handle = PRUICSS_open(CONFIG_PRU_ICSS0);
   status = PRUICSS_intcInit(gPruIcss0Handle, &icss0_intc_initdata);
   DebugP_assert(SystemP_SUCCESS == status);
   status = PRUICSS_registerIrqHandler(gPruIcss0Handle,
                                   ο,
                                          /* pruEvtoutNum
PRU_ICSSG0_PR1_HOST_INTR_PEND_0 = 0, .... PRU_ICSSG0_PR1_HOST_INTR_PEND_7 = 7 */
                                         /★ r5fIntrNum corresponding r5f input
                                   120,
interrupt line */
                                   1,
                                         /* eventNum
                                         /* wait_enable */
                                   ο,
                                   &ISR
                                   );
   DebugP_assert(SystemP_SUCCESS == status);
void ISR(void *args)
   // ISR code here
   PRUICSS_clearEvent(gPruIcss0Handle, sysEventNum); /* sysEventNum = PRU internal
event number from 16 to 31 */
}
```

<sup>2</sup> https://software-dl.ti.com/mcu-plus-sdk/esd/AM64X/08\_02\_00\_31/exports/docs/api\_guide\_am64x/DRIVERS\_PRUICSS\_PAGE.html#autotoc\_md612

## Generating interrupt from PRU:

From TRM 6.4.5.2.2:

Simultaneously writing a '1' to pru\_r31\_vec\_valid (R31 bit 5) and a channel number from 0 to 15 to pru\_r31\_vec[3:0] (R31 bits 3-0) creates a pulse on the output of the corresponding pr\_pru\_mst\_intr[x]\_intr\_req INTC system event. For example, writing '100000' will generate a pulse on prk\_pru\_mst\_intr[0]\_intr\_req, writing '100001' will generate a pulse on prk\_pru\_mst\_intr[1]\_intr\_req, and so on to where writing '101111' will generate a pulse on prk\_pru\_mst\_intr[15]\_intr\_req and writing '0xxxxx' will not generate any system event pulses. The output values from both PRU cores in a subsystem are ORed together. The output channels 0-15 are connected to the INTC system events 16-31, respectively. This allows the PRU to assert one of the system events 16-31 by writing to its own R31 register. The system event is used to either post a completion event to one of the host CPUs (Arm) or to signal the other PRU. The host to be signaled is determined by the system interrupt to interrupt channel mapping (programmable). The 16 events are named as prk\_pru\_mst\_intr<15:0>\_intr\_req. See the , PRU\_ICSSG Interrupt Requests Mapping, in the section, PRU\_ICSSG Local Interrupt Controller, for more details.

So:

This is all we need to do to trigger interrupt if the interrupt settings have already been configured by the r5f core.

