# Application Note MSPM0 NONMAIN Implement

#### ABSTRACT

The MSPM0 NONMAIN is a specific memory region, NONMAIN can configure chip startup related parameters and extended function selection. Due to the particularity of NONMAIN, this article will provide CCS/Keil/IAR guidance and instructions for NONMAIN related operations.

# **Table of Contents**

1	Overv	iew o	of NONMAIN Features	3
	1.1	Terr	minology	3
	1.2	NO	NMAIN Function	3
2	Nor	nain	Architecture	4
	2.1	MSF	PM0 family NONMAIN Function Resource Comparison	4
	2.2	Men	nory	4
	2.3	BCF	R Function	4
	2.3.	1	SWD Encryption and Decryption	5
	2.3.	2	SWD Mass Erase and Factory Reset	5
	2.3.	3	Flash Write Static Protection	5
	2.4	BSL	- Function	6
	2.4.	1	Invoke Pin	6
	2.4.	2	Conmunication Interface	7
	2.4.	3	BSL Access Password	7
	2.4.	4	BSL Plugin	7
	2.4.	5	Alternate BSL Configuration	7
3	NO	NMA	IN Configuration by SysConfig	8
	3.1	Sys	Config Introduction	8
	3.2	BCF	R Configuration	8
	3.2.	1	SWD Encryption and decryption Operation	8
	3.2.	2	SWD Mass Erase and Factory Reset Operation	9
	3.2.	3	Flash Write Protection Operation	9
	3.2.	4	Other Configuration Options	10
	3.3	BSL	- Configuration	10
	3.3.	1	BSL Access Configuration	10
	3.3.	2	BSL Invoke Pin Configure	10
	3.3.	3	BSL Communication Interface Pin Configuration	10
	3.3.	4	BSL Plugin Configuration	11
	3.3.	5	BSL Alternate Configuration	11
	3.3.	6	Other Configuration Options	11
4	NO	NMA	IN Operation on CCS	2
	4.1	NO	NMAIN Operation Project Implement	12
	4.2	BCF	R Configuration	13
	4.2.	1	SWD Encryption and decryption Operation	13
	4.2.	2	SWD Mass Erase and Factory Reset Operation	16
	4.2.	3	Flash Protection Operation	17
	4.3	BSL	_ configuration	19
5	NO	NMA	IN Operation on Keil	20
	5.1	NON	NMAIN Operation Demo Project Implement	20

	5.2	NONMAIN Operation Phenomenon	21
	5.2.	Resulting phenomenon of SWD Password	22
	5.2.	Resulting phenomenon of FLASH Protect	22
6	NO	NMAIN Operation on IAR	22
	6.1	NONMAIN Operation Demo Project Implement	23
	6.2	NONMAIN Operation Phenomenon	23
	6.2.	Resulting phenomenon of SWD Password	23
	6.2.	2.2 Resulting phenomenon of FLASH Protect	23
7	NO	NMAIN operation by programmer tool	24
	7.1	Uniflash	24
	7.2	J-Flash	25
8	Cor	mmon Questions	26
	8.1	Dynamically modifying NONMAIN configuration	26
	8.2	Create a separate NONMAIN configuration project	27
9	Ref	ference	27
10	Rev	vision History	27

# **1 Overview of NONMAIN Features**

The NONMAIN is a dedicated region of flash memory which stores the configuration data used by the Boot Configuration Routine(BCR) configuration and Bootstrap loader(BSL) configuration to boot the device. The region is not used for any other purpose. The BCR and BSL both have configuration policies which can be left at their default values (as is typical during development and evaluation), or modified for specific purposes (as is typical during production programming) by altering the values programmed into the NONMAIN flash region.

#### 1.1 Terminology

Bootcode (BCR) - Startup Routine that runs after BOOTRST, to configure the device for executing application.

Bootloader (BSL) - Boot routine used to load data to the device memory.

BCR configuration - Configuration structure that contains all user configurable parameters for Bootcode, which resides in Non-main flash memory.

BSL configuration - Configuration structure that contains all user configurable parameters for Bootloader, which resides in Non-main flash memory.

#### **1.2 NONMAIN Function**

NONMAIN has two main functions, BCR configuration and BSL configuration.

BCR configuration - Configuration structure that contains all user configurable parameters for Bootcode, which resides in Non-main flash memory, NONMAIN can mainly achive these functions: Debug Security Policy Configuration, SWD Mass Erase and Factory Reset Configuration and Flash Memory Static Write Protection (SWP) Configuration.

BSL configuration - Configuration structure that contains all user configurable parameters for Bootloader, which resides in Non-main flash memory, NONMAIN can mainly achieve the configuration of BSL-related parameters including invoke pin, Communication interface(I2C or UART), plugin configuration and Alternate BSL configuration.

#### Note

- Memory address ranges from 41C00000h ~ 41C00157h
- MSPM0 will solidify the default NONMAIN configuration at the factory
- If NONMAIN Flash is erased and user do NOT load new data to NONMAIN, then the device will fail to start, and can NOT connect anymore.

## 2 Nomain Architecture

This chapter provides a detailed introduction to the functions, uses, and applications of various options for NONMAIN.

#### 2.1 MSPM0 family NONMAIN Function Resource Comparison

	NONMAIN Function	n	MSPM0Gx	MSPM0L1x	MSPM0Lx22x	MSPM0Cx
		Enable Debug	√	√	√	V
	Dahua Saguritu Daligu	Debug Password	V	V	V	×
	Configuration	Debug Hold	×	×	V	×
		Enable TI Failure Analysis	$\checkmark$	V	√	×
	SWD Mass Erase and	Enable Mass Erase and Factory Reset	V	V	√	V
BCR	Factory Reset Configuration	Mass Erase and Factory Reset Password	V	V	√	×
	Flash Memory Static Write Protection (SWP) Configuration		$\checkmark$	V	V	V
	Other	Enable CSC Policy	×	×	V	×
		Enable Flash Bank Swap Policy	×	×	V	×
		Enable Fast Boot Mode	$\checkmark$	V	V	×
		Enable BSL	V	V	√	×
	BSL Ac	cess	$\checkmark$	1	√	
	BSL GPIO Invoke Configuration		$\checkmark$	V	V	8
	BSL UART Pin C	Configuration	V	V	V	
	BSL I2C Pin Co	onfiguration	$\checkmark$	V	V	
BSL	BSL Plugin Co	nfiguration	V	V	V	x
	Alternate BSL C	onfiguration	V	V	√	2
	BSL Read O	ut Enable	V	~	√	

Table 2-1. MSPM0 NONMAIN function resource

#### 2.2 Memory

The address ranges for the NONMAIN data structures are given in below table.

NONMAIN Section	Start Address	End Address
BCR Configuration	41C0.0000h	41C0.005Bh
BCR Configuration CRC	41C0.005Ch	41C0.005Fh
BSL Configuration	41C0.0100h	41C0.0153h
BSL Configuration CRC	41C0.0154h	41C0.0157h

V

V

V

#### 2.3 BCR Function

The boot configuration routine is the first firmware to run on the device after a BOOTRST. The BCR manages the following at boot time:

• Configuring the debug interface security policy

**BSL Security Alert Configuration** 

- Optionally executing a mass erase
- Optionally executing a factory reset
- Configuring the flash memory static write protection policy
- Optionally verifying the integrity of some or all of the application firmware (with a 32-bit CRC)

Optionally starting the bootstrap loader (BSL)

MSPM0 devices support three generic security levels: no restrictions (Level 0), custom restrictions (Level 1), and fully restricted (Level 2). Below table shows the three generic security levels, from least restrictive to most restrictive with the difference between each Level.

Level	Scenario	SW-DP Policy	App Debug Policy	Mass Erase Policy	Factory Reset Policy	TI FA Policy
0	No restrictions	EN	EN	EN	EN	EN
1	Custom restrictions	EN	EN, EN with PW, DIS	EN, EN with PW, DIS	EN, EN with PW, DIS	EN, DIS
2	Fully restricted	DIS	Don't care	(access not poss	ible with SW-DP d	lisabled) (1)

## 2.3.1 SWD Encryption and Decryption

The serial wire debug related policies configure the functionality which is available through the device's

physical debug interface (SWD). By default, MSPM0 devices come from TI in an unrestricted state. This state allows for easy production programming, evaluation, and development. However, this unrestricted state is not recommended for mass production, as it leaves a large attack surface present. To accommodate a variety of needs while keeping the configuration process simple,

There are 4 main uses of the SWD interface for which protection needs to be considered:

- Application debug access Debugging in the IDE tool
- Mass erase access Erase the MAIN memory region
- Factory reset access erase the MAIN memory region and reset the NONMAIN device configuration memory to TI factory defaults (Level 0)
- TI failure analysis access Ability for TI to initiate a failure analysis

SWD supports the customization of four sets of passwords, which can be unlocked via CCS Scripts PasswordAuthentication or Factory Reset function, as well as via the BSL Host for SWD Encryption.

SWD Encryption is mainly used to protect chips from malicious connections, tampering, or memory reading during the mass production stage. Once SWD Encryption is set, the debugger will not be able to connect to the chip without the correct password configuration.

#### 2.3.2 SWD Mass Erase and Factory Reset

The BCR provides mass erase and factory reset functionality through commands sent to the device over SWD from a debug probe using the debug subsystem mailbox (DSSM). These commands are not available in SWD security level 2, but they are optionally available in security level 0 and 1. When the device is not configured for SWD security level 2, the mass erase and factory reset commands can be individually configured to be enabled, enabled with a unique 128-bit password, or disabled. By default, both commands are enabled.

The SWD mass erase and factory reset DSSM commands superseded any static write protection policies. For example, if SWD factory reset is configured to be enabled or enabled with password, the BCR configuration data can be reset even if it is statically write protected.

#### **SWD Mass Erase**

A SWD mass erase is an erase of the MAIN flash regions only, which typically includes the user application. The BCR and BSL policies stored in the NONMAIN flash region are not affected by a mass erase.

A mass erase is useful for erasing all application code and data while leaving the device configuration itself intact.

#### **SWD Factory Reset**

A SWD factory reset is an erase of the MAIN flash regions followed by a reset of the NONMAIN flash region to default values.

Such an erase is useful for completely resetting the BCR and BSL device boot policies while also erasing the application code and data.

SWD Mass Erase and Factory Reset support the configuration of four sets of passwords respectively. After configuring the password, Mass Erase and Factory Reset cannot be performed through the Scripts in CCS. However, Factory Reset operation can be carried out through the online Factory Reset tool.

2.3.3 Flash Write Static Protection

The flash memory protection and integrity policies specify which sectors of flash memory are locked from modification, as well as which sectors are to be checked for integrity during the boot process before the user application is started.

Key features of flash protection:

 Locking the Application (MAIN) Flash Memory By configuring FLASHSWP0(Low 32kB) and FLASHSWP1(High 32kB) fields in the NONMAIN memory, This will can protect the corresponding area of the FLASH.

#### Note

One bit corresponds to one sector with the LSB being Sector 0. Setting a bit to 0 enables write protection, and setting a bit to 1 disables write protection. For example, on MSPM0 device with 32kB of flash or more and a sector size of 1kB, the FLASHSWP0 setting defines the protection of the lower 32kB.A value of 0x7FFFFFE (bits 31 and 0 cleared) would make all sectors writable, except for sector 0 (0x0000\_0000-0x0000\_003FF) and sector 31 (0x0000\_7C00-0x0000\_7FFF). Likewise, FLASHSWP1 controls the write protection of the upper 32kB of FLASH.

Static Write Protection NONMAIN Fields ۲ When configured to be protected, the entire NONMAIN region will be write-locked and will be functionally immutable when the boot configuration routine transfers execution to either the bootstrap loader or the user application code in MAIN flash. Any attempt to program or erase the NONMAIN by the application code or the bootstrap loader will result in a hardware flash operation error, and the sector will not be modified.

#### Note

Factory reset commands sent to the BCR via the debug sub system mailbox (DSSM) will override the specified static write protection policy. If this behavior isn't desired, configure the mass erase and factory reset commands to be enabled with password or disabled. Note that mass erase and factory reset commands sent to BSL will respect the specified static write protection policy (the BSL has the same permissions as application code).

#### 2.4 **BSL** Function

The bootstrap loader (BSL) provides a means to program and verify the device memory through a standard serial interface (UART or I2C), as opposed to the serial wire debug interface. The BSL has its own configuration policy, but the BCR determines if the BSL is enabled to be invoked, or if it is to be disabled (non-invokable). Since the BSL presents an additional attack surface, if it is not used in an application it may be disabled in the user-specified boot security policies. If the BSL is used in an application, then the BSL security settings (including the BSL access password) are managed in the BSL configuration policy. When the BSL is disabled, it is not possible to enter the bootloader through any invocation mechanism.

The bootstrap loader (BSL) provides a method to program and/or verify the device memory through a standard UART or I2C serial interface. Key features of the BSL which are accessible through the serial interface include:

- Programming and erase of flash memory
- Ability to return a firmware version number through a pointer to the main flash
- Ability to specify a hardware invoke GPIO
- Ability to enable code/data read-out (disabled by default)
- Ability to return a 32-bit CRC of a code/data region (1KB minimum region size) to verify programming
- Access is always protected with a 256-bit password
- Configurable security alert handling for resisting brute force attacks
- Support for MAIN flash plug-ins to enable additional interfaces beyond UART and I2C

#### 2.4.1 Invoke Pin

The bootloader supports hardware invoking after a BOOTRST through the use of a GPIO. The BSL configuration in the NONMAIN flash memory contains the pad, pin, and polarity definition for the GPIO invocation. Devices come configured from TI for a specific GPIO and polarity, but software can change this default by modifying the GPIO pin configuration in the BSL configuration in NONMAIN flash memory.

#### 2.4.2 Conmunication Interface

MSPM0 support configurate I2C or UART as the serial wire debug interface. Users can customize the UART or I2C pins. The default pin configuration for the device can be found in the Signal Description section of the datasheet. The following figure shows the default pin configuration for the BSL communication interface in the MSPM0L series.

BSL	BSL_invoke	22	21	14	14	14	10	I	Input pin used to invoke bootloader
BSL (12C)	BSLSCL	2	5	1	5	5	4	I/O	Default I <sup>2</sup> C BSL clock
B3L (I-C)	BSLSDA	1	4	24	4	4	3	I/O	Default I <sup>2</sup> C BSL data
	BSLRX	26	25	18	17	1	13	I	Default UART BSL receive
DOL (UART)	BSLTX	27	26	19	18	2	14	0	Default UART BSL transmit

#### Note

In terms of configuring UART and I2C, BSL only supports the use of UART0 and I2C0.

#### 2.4.3 BSL Access Password

Access to the BSL is always protected by a 256-bit user-specified password. There is no option to disable the password. The password must be provided to the BSL after invocation for access to most BSL functions to be granted. When the password is not provided, the only BSL commands allowed are Get Identity and Start Application. If a wrong password is provided to the BSL, the BSL halts for 2 seconds, after which an additional attempt can be made to send the correct password. After three failed password attempts, the security alert function is activated.

#### 2.4.4 BSL Plugin

The BSL supports MAIN flash plugins to enable additional interfaces beyond UART and I2C. When this feature is enabled, the BSL core will call the corresponding plugin functions (Init, Receive, Transmit and De-Init).

BSL Plugin can be used to custom BSL special function(Mainly including UART or I2C communication layer) defined by customer. The MSPM0 SDK includes code examples illustrating the implementation of plugins.

#### 2.4.5 Alternate BSL Configuration

The MSPM0 bootcode can jump to an alternate BSL if enabled, allowing developers to implement custom bootloaders in MAIN flash. The specified address of the alternate BSL must be valid.

Alternate BSL allowed customer use a custom BSL instead of ROM BSL. The MSPM0 SDK includes code examples illustrating the implementation of alternate bootloaders.

As for MSPM0 BSL detail application, please refer to MSPM0 Bootloader User's Guide.

#### 3 NONMAIN Configuration by SysConfig

This chapter mainly introduces how to configure the various functional options of the MSPM0 NONMAIN region through the graphical configuration tool Sysconfig.

#### 3.1 SysConfig Introduction

SysConfig is an intuitive and comprehensive collection of graphical utilities for configuring pins, peripherals, radios, subsystems, and other components.

SysConfig helps you manage, expose and resolve conflicts visually so that you have more time to create differentiated applications.

The tool's output includes C header and code files that can be used with software development kit (SDK) examples or used to configure custom software.

The SysConfig tool automatically selects the pinmux settings that satisfy the entered requirements.

The SysConfig tool is delivered as a standalone installer, integrated in CCS, it can be manually integrated into IAR and Keil, or can be used via the dev.ti.com cloud tools portal.

In Sysconfig, you can click on the "?" at the end of the configuration item to view the description and explanation of the configuration item.





After completing the relevant configuration in sysconfig and compiled, the main program will automatically generate the SYSCFG\_DL\_init() function, which contains all the initialization code for the configurations completed in sysconfig. If NONMAIN was configured, boot\_config.c and boot\_config.h will automatically generated in the Sysconfig folder.

<pre>#include "ti msp dl config.h"</pre>	✓          Ø Generated Source
_ / 0	<ul> <li>SysConfig [flashctl_nonmain_memory_write.syscfg]</li> </ul>
int main(void)	> 🗟 boot_config.c - Debug
Inc main(void)	> 🕞 boot config h - Debug





- > 🗟 device\_linker.cmd Debug
- > & device.cmd.genlibs Debug
- > & device.opt Debug
- > 🗟 Event.dot Debug
- > & ti\_msp\_dl\_config.c Debug
- > 🗟 ti\_msp\_dl\_config.h Debug

Figure 3-2. Sysconfig generated source

3.2 BCR Configuration

# 3.2.1 SWD Encryption and decryption Operation

In the Debug Security Policy Configuration, there are mainly three configurable items:

- Enable or disable SW-DP controls the activation and deactivation of the SWD interface.
- Enable or disable SWD Access and configure it to enable with a password (customizable with four sets of 32-bit SWD Password).

• Ability to enable or disable TI Failure Analysis, allowing TI to initiate a failure analysis return flow through SWD.

Debug Security Policy Configuration	~	Debug Security Policy Configuration	~
Enable Physical Debug Port (SW-DP) Enable Application Debug Access ③	Enabled with password match	Enable Physical Debug Port (SW-DP) Enable Application Debug Access	Enabled with password match
SWD Password[0] SWD Password[1] SWD Password[2] SWD Password[3]	Enabled Enabled with password match Disabled 0xFFFFFFF 0xFFFFFFFF	SWD Password[0] SWD Password[1] SWD Password[2] SWD Password[3]	0xFFFFFFF 0xFFFFFFF 0xFFFFFFFF 0xFFFFFFFF
Enable TI Failure Analysis		Enable TI Failure Analysis	

Figure 3-3. Debug Security Policy Configuration

#### 3.2.2 SWD Mass Erase and Factory Reset Operation

SWD Mass Erase and Factory Reset Operation can enable or disable the chip's Mass Erase and Factory Reset functions, and configure them to enable with a password (both Mass erase and Factory reset can be customized with four sets of 32-bit SWD Password).

SWD Mass Erase and Factory Reset Configuration		~	SWD Mass Erase and Factory Reset Configuratio	n ~
Factory Reset Mode Policy	Enabled	<u>^</u>	Factory Reset Mode Policy	Enabled with password match 👻
Mass Erase Mode Policy	Enabled	-	Factory Reset[0]	0xFFFFFFF
Flash Memory Static Write Protection (SWP) Confiduration		~	Factory Reset[1] Factory Reset[2] Factory Reset[3]	0xFFFFFFF 0xFFFFFFF 0xFFFFFFFF
			Mass Erase Mode Policy	Enabled

## Figure 3-4. SWD Mass Erase and Factory Reset Configuration

#### 3.2.3 Flash Write Protection Operation

Flash Write Protection Operation has three items can be configured:

- MAIN SWP(Lower Sectors) Defines the protection of the lower 32kB
- MAIN SWP(Remaining Sectors) Defines the protection of memory above 32kB
- NONMAIN Static Write Protection Lock of NONMAIN region

	0xFFFFFFF		
	Mass erase and factory reset commands sent to the		
	BCR via the DSSM will override the specified static		
	write protection policy. If this behavior is not desired,		
MAIN SWD (Lower Sectors)	configure the mass erase and factory reset		
MAIN SWP (LOWER Sectors)	commands to be enabled with password or disabled.		
	Note that mass erase and factory reset commands		
	sent to the BSL will respect the static write protection		
	policy as the BSL has the same permissions as		
	application code.		
	0xFFFFFFF		
	Mass erase and factory reset commands sent to the		
	BCR via the DSSM will override the specified static		
	write protection policy. If this behavior is not desired,		
MAIN SWP (Remaining Sectors)	configure the mass erase and factory reset		
MAIN SWF (Remaining Sectors)	commands to be enabled with password or disabled.		
	Note that mass erase and factory reset commands		
	sent to the BSL will respect the static write protection		
	policy as the BSL has the same permissions as		
	application code.		
NONMAIN Static Write Protection	🛕 This locks the configuration permanently unless BCR		
NUMINAIN Static write Protection	factory reset is enabled with or without password		

(Suppress)

#### Figure 3-5. Flash SWP Configuration

#### Note

- Mass erase and factory reset commands sent to the BCR via the DSSM will override the specified MAIN SWP policy. If this behavior is not desired, configure the mass erase and factory reset commands to be enabled with password or disabled.
- NONMAIN SWP locks the configuration permanently unless BCR factory reset is enabled with or without password.

#### 3.2.4 Other Configuration Options

Other configuration of BCR:

- Enable Fast Boot Mode Fast boot, will bypass CRC check
- BCR Configuration ID default parameter
- Expected BCR Configuration CRC default parameter, If the stored CRC of the BCR configuration doesn't match the calculated CRC during boot, the result is a boot error
- Enable BSL Define BSL Enable or Disable

Enable Fast Boot Mode	✓ ▲ If enabled, the application CRC check will be bypassed even if the CRC check is enabled. <u>(Suppress)</u>
BCR Configuration ID	0x1
Expected BCR Configuration CRC ⑦	0x5F3C4CAD
Enable BSL	$\checkmark$
Figure 2.C. Deat of	DCD Configuration

Figure 3-6. Rest of BCR Configuration

#### 3.3 BSL Configuration

#### 3.3.1 BSL Access Configuration

There are eight groups 32bit BSL Access Password, Eight goups of passwords are independent of each other and collectively protect the access permission of the BSL.

Bootstrap Loader (BSL) Configuration		×
BSL Access[0]	0xFFFFFFF	
BSL Access[1]	0xFFFFFFF	
BSL Access[2]	0xFFFFFFF	
BSL Access[3]	0xFFFFFFF	
BSL Access[4]	0xFFFFFFF	
BSL Access[5]	0xFFFFFFF	
BSL Access[6]	0xFFFFFFF	
BSL Access[7]	0xFFFFFFF	

Figure 3-7. BSL Access Configuration

## 3.3.2 BSL Invoke Pin Configure

In Sysconfig, you can enable or disable the BSL Invoke Pin and choose to use the default Invoke Pin or a custom one. Additionally, you can configure the active level of the Invoke Pin.

BSL GPIO Invoke Configuration		~
Enable BSL Invoke Pin Check	$\checkmark$	
Use Default BSL Invoke Pin		
BSL Invoke Pin	PB13	▼
BSL Invoke Pin PINCM	30	
BSL Invoke Pin Level	Low	•

Figure 3-8. BSL GPIO Invoke Configuration

## 3.3.3 BSL Communication Interface Pin Configuration

MSPM0 BSL supports two communication modes: UART and I2C. The BSL will automatically detect whether the host computer is using UART or I2C, so you only need to define the respective pins for each communication mode in Sysconfig.

BSL UART Pin Configuration		~
UART Peripheral	UARTO	
UART TX Pin	PA10	Ψ
UART TX Pad Number	21	
UART TX Mux	2	
UART RX Pin	PA11	Ŧ
UART RX Pad Number	22	
UART RX Mux	2	
BSL I2C Pin Configuration		~
I2C Peripheral	1200	
I2C SCL Pin	PA1	Ψ
I2C SCL Pad Number	2	
I2C SCL Mux	3	
I2C SDA Pin	PA0	Ŧ
I2C SDA Pad Number	1	
I2C SDA Mux	3	
I2C Target Address (7-bit)	0x48	

Figure 3-9. BSL Comunication Interface Configuration

#### 3.3.4 BSL Plugin Configuration

BSL Plugin Configuration defined that BSL provides an option to add custom interface implementation to the ROM BSL core as a Flash Plug-in. This gives an advantage of customizing the interface, without reimplementing the complete BSL core. More details and usage can see MSPM0 Bootloader User's Guide.

BSL Plugin Configuration		~
BSL Flash Plugin Enable		
BSL Plugin Type	Any other interface with valid hooks	-
Plugin SRAM Size	0xFF	
Function Pointer for Plugin Init		
Function Pointer for Plugin Receive		
Function Pointer for Plugin Transmit		
Function Pointer for Plugin De-Init		

Figure 3-10. BSL Plugin Configuration

#### 3.3.5 BSL Alternate Configuration

sss The alternate BSL address should be the address of the first function to get executed in the secondary BSL code. This function should be placed in a fixed location. Refer to the secondary\_bsl SDK example inside the SDK for more details.

Alternate BSL Configuration	ı ×
Use Alternate BSL Configuration	on 🗹
Alternate BSL Address	OxFFFFFFF The alternate BSL address must be located in the MAIN flash region. <u>(Suppress)</u>

Figure 3-11. Alternate BSL Configuration

#### 3.3.6 Other Configuration Options

Other configuration of BSL:

- BSL Configuration ID default parameter
- BSL App Version Custom version number, the BSL supports returning an application version number through the BSL serial interface
- BSL Read Out Enable The BSL can be configured to allow read-out of memory locations through the BSL serial interface
- BSL Security Alert Configuration The BSL can be configured to respond to the security alert in • one of the three ways: Ignore / Disable BSL / Trigger Reset

#### • Expected BSL Configuration CRC - default parameter

BSL Configuration ID	0x1
BSL App Version	0xFFFFFFF
BSL Read Out Enable	
BSL Security Alert Configuration	Ignore security alert 🔹
Expected BSL Configuration CRC	0xC48951A

Figure 3-12. BSL Comunication Interface Configuration

#### 4 NONMAIN Operation on CCS

This chapter mainly introduces the operational process of configuring the various function options of the MSPM0 NONMAIN region in CCS, as well as the usage case of key functions.

#### 4.1 NONMAIN Operation Project Implement

The steps to configure and program the NONMAIN region in CCS are as follows:

• Complete the configuration of various items in Sysconfig, save and compile.

<ul> <li>PROJECT CONFIGURATION (1)</li> <li>Project Configuration 1/1 (2) (4)</li> </ul>	Configuration NVM ③	(+) ADD	TREMOVE ALL
<ul> <li>MSPM0 DRIVER LIBRARY (7)</li> <li>SYSTEM (9)</li> </ul>	Quick Profiles		^
Board         1/1 ♥ ⊕           DMA         ⊕           GPIO         1 ♥ ⊕	Accept configuration risks Debug Security Profiles	Security Level 1 - Custom restrictions	•
MATHACL (Configuration NVM 1/1 (Configuration	Boot Configuration Routine (BCR) Configuration		^
SYSCIL 1/1 V (+ SYSTICK (+ WWDT (+) V ANALOG (6) ADC12 (+)	Debug Security Policy Configuration Enable Physical Debug Port (SW-DP) Enable Application Debug Access	✓ Enabled with password match	^ •
COMP ⊕ DAC12 ⊕	SWD Password		^
GPAMP OPA VREF ✓ COMMUNICATIONS (6)	SWD Password[0] SWD Password[1] SWD Password[2]	0x11111111 0x22222222 0x33333333	
I2C  I2C - SMBUS  MCAN  SDI	SWD Password[3] Enable TI Failure Analysis	0x4444444	

Figure 4-1. SWD Password Configuration

- Two NONMAIN configuration-related files, boot\_config.c and boot\_config.h, will be generated in the Sysconfig directory.
  - - SysConfig [flashctl\_nonmain\_memory\_write.syscf
    - - 🕨 🗟 boot\_config.c Debug
      - > 🗟 boot\_config.h Debug
      - > 🗟 device\_linker.cmd Debug
      - > 🗟 device.cmd.genlibs Debug
      - 👌 🗟 device.opt Debug
      - > 🗟 Event.dot Debug
      - > La ti\_msp\_dl\_config.c Debug
      - > 🗟 ti\_msp\_dl\_config.h Debug
    - - SysConfig [flashctl\_nonmain\_memory\_write.syscf
        - > 🗟 startup\_mspm0g350x\_ticlang.c C:/ti/mspm0

Figure 4-2. NONMAIN Generated Configuration

• Modify the Flash erase region setting in the project properties.

type filter text	Debug		0 - 0	) <b>*</b>
type filter text S Resource General SysConfig Arm Compiler Arm Linker Arm Hex Utility [Disc Arm Objcopy Utility Debug	Debug Device Texas Instruments XDS110 Program/Memory Load Optia Auto Run and Launch Option Misc/Other Options MSPM0 Flash Settings	D USB Debug Probe_0/CORTEX_M0P Reset Configuration Reset target before program load Reset target after program load Reset Type Soft reset Hard reset		· ·
	< >>	Erase Configuration I!!Warning: Modifying NONMAIN incorrectly, or erasing it without programming car See MSPM0 documentation for more details Erase method Erase MAIN memory only Erase MAIN and NONMAIN memory (see warning above) Erase MAIN and NONMAIN necessary sectors only (see warning above) Erase MAIN memory sectors by range (specify below) Do not erase Flash memory	ı perman	e

#### Figure 4-3. Flash Setting Configuration

- Execute the NONMAIN programming steps in the main program:
  - First of all, unlock the NONMAIN region and then erase it.
  - Unlock the NONMAIN region and write the configuration data from boot\_config.c to the BCR region.
  - Unlock the NONMAIN region and write the configuration data from boot\_config.c to the BSL region.

#### Note

- After each programming process, the Flash write protection will automatically reactivate, so it needs to be disabled again before the next programming.
- For a demonstration of NONMAIN operation, refer to flashctl\_NONMAIN\_memory\_write project in the MSPM0 SDK

#### 4.2 BCR Configuration

#### 4.2.1 SWD Encryption and decryption Operation

#### 4.2.1.1 XDS110 Operation

SWD Encryption Procedure:

- Configure four sets of SWD Password in Sysconfig.
- After compiling the project, burn it into the chip.
- When the device is disconnected and powered on again, attempt to burn the chip which will prompt the following message indicating successful encryption:

 ${f \widehat{w}}$  Texas Instruments XDS110 USB Debug Probe/CORTE... imes





Figure 4-4. SWD Encryption Block Window

SWD Decryption Procedure:

- Double-click on the ccxml file in the project to open it.
  - "
     "
     empty\_LP\_MSPM0G3507\_nortos\_ticlang [Active Debug]
    - > 🔊 Generated Source

    - > 🐝 Binaries
    - > 🔊 Includes
    - > 😕 Debug
    - ✓ isotext and the second secon
    - > le empty.c
    - 8 empty.syscfg
    - README.html
    - README.md

#### Figure 4-5. ccxml Configuration File

• Go to Target Configuration.

Basic		
General Setup		Advanced Setup
This section describes the general configuration about the target.		
Connection Texas Instruments XDS110 USB Debug Probe	$\sim$	Target Configuration: lists the configuration options for the target.
Board or Device type filter text		Save Configuration
MSPM0G3505     MSPM0G3506	^	Save
MSPM0G3507		Test Connection
MSPM0L1105 MSPM0L1106 MSPM0L1303		To test a connection, all changes must have been saved, the configuration file contains no errors and the connection type support
MSPM0L1304		
MSPM0L1305		Alternate Communication
MSPM0L1306		~
MSPM0L1344	~	
AM2431 17x17 Package	^	
	~	

Figure 4-6. ccxml Target Configuration

• Click on the device model MSPM0xxx, and enter the four sets of SWD Password one by one.

I Connections		Device Properties
✓ - Texas Instruments XDS110 USB Debug Probe	Import	ARM Cortex-M0 Plus MCU
✓ ℜ CS DAP 0	<u>N</u> ew	Set the properties of the selected device.
✓ ≥ subpath_0	Add	MSPM0 SWD Password [0] (32-bit HEX format) 0x11111111
CORTEX_MOP	Delete	MSPM0 SWD Password [1] (32-bit HEX format) 0x22222222
✓ ⊗ subpath_1 ■ SEC AP	Up	MSPM0 SWD Password [2] (32-bit HEX format) 0x33333333
	Down	MSPM0 SWD Password [3] (32-bit HEX format) 0x44444444
	Test Connection	
	Save	

- Figure 4-7. SWD Password Input Page
- In Target Configuration, find the corresponding ccxml file of the project, right-click, and select Launch.

ł	View Navigate Project Run Scripts Window Help	# MSPM0G3507.coml × § flashctl_nonmain_memory_write.syscl	fg " 0	14 Target Configurations ×	x x   + 0 = 0
1	Resource Explorer     Perceurce Explorer	Target Configuration		type filter text	
1	Getting Started	All Connections Devi	ce Properties	> 🖬 drv8706S-q1evm-gui-firmv	ware_LP_MSPM0L1 ^



# Figure 4-8. Launch ccxml File

Choose MSPM0\_Maibox\_PasswordAuthentication\_Auto from the Scripts in the navigation bar.



Figure 4-9. CCS Scripts Selection

The following picture shows the successful unlocking of SWD ٠

- 0
~

Figure 4-10. CCS SWD Unlock Succeed Blog

In addition to using the PasswordAuthentication command in the Scripts, SWD can also be unlocked using Factory Reset and BSL Host.

#### 4.2.1.2 J-Link Operation

SWD Encryption phenomenon:

Basic			F	
General Setup		Ø	Error connecting to the target: Could not connect to target.	<u>_</u>
This section desc	ribes the general configurat			
Connection	SEGGER J-Link Emulator			
Board or Device	type filter text			
	MSPM0G3105     MSPM0G3106     MSPM0G3107			~
Basic Advanced S	ource		Cancel Ret	ry
Console ×	L			
pio togale outpu	t LP MSPM0G3507 nortos	ticlang		

Figure 4-11. J-Link SWD Encryption Block Window

For J-Link users, it is possible to use the XDS110 with the CCS Scripts mentioned in Chapter4.2.2 or the Factory Reset online tool to unlock SWD and remove FLASH Protect. In addition, unlocking can also be done using the BSL Host Implement mentioned in Chapter 4.3.1. Furthermore, TI will gradually support the use of Scripts with J-Link.

Note of SWD Encryption:

- J-Link cannot use the Scripts command function in CCS.
- SWD PSW need cut out the power and then take effect •
- After unlocking with a password using SWD in CCS, the chip will remain unlocked as long as it is • not reset.
- After unlocking with a password using SWD in CCS, if the NONMAIN password configuration is ٠ not disabled, the password will still be active after the chip is reset.
- If the compiler's Flash erase range setting is not modified, CCS will display an error after ٠ programming the NONMAIN operation code.



#### 4.2.2 SWD Mass Erase and Factory Reset Operation

SWD Mass Erase and Factory Reset Procedure

• Hardware connection:

Connect the USB interface to PC, For MSPM0 Launchpad with default configuration, There are UART, NRST and BSL trigger pin jumper interface reserved:



Figure 4-13. MSPM0G EVM Board

- Launch the project target configuration refer to the previous content
- Right-click on the XDS110 USB Debug Probe in the Debug window, then click on "Show all cores".

Debug ×				
• 🐵 MSPM0G350	)7.ccxml [Cod	le Co	omposer Studio - Device Debugging]	
📌 Texas Inst	ruments XDS	110	USD Dahug Draha/CODTEX_MOD (Disconnected + Unknown)	
		-	Connect Target	Ctrl+Alt+C
			Disconnect Target	Ctrl+Alt+D
8			Enable Global Breakpoints	
empty.syscig	INISPINIUC		Enable Halt On Reset	
Target Confi	guration		Enable OS Debugging	
All Connections			Open GEL Files View	
✓	uments XDS		Code Analysis	>
✓ ♦ MSPMC	)G3507		SoC Analysis	>
∽ 🖗 CS_[	DAP_0	×	Hide core(s)	
~ 🔍 si	ubpath_0		Show all cores	
	CORTEX_M		Group core(s)	
Y Q S	ubpath_1		Sync group core(s)	
	SEC_AP		Ungroup core(s)	
			Rename	
		*	Remove All Terminated	
		Q	Relaunch	
		Ø	Edit MSPM0G3507.ccxml	
		5	Terminate and Remove	
		<b></b>	Terminate/Disconnect All	
		_	Properties	

Figure 4-14. Show All Core in Debug Mode

• Choose CS\_DAP, Connect Target

₩Debug ×				
👻 🏶 MSPM	0G3507.ccxml [Co	de Composer Studio - Devid	e Debugging]	
👻 🎯 Noi	n Debuggable Dev	rices		
0	Texas Instruments	XDS110 USB Debug Probe_0	D/CS_DAP_0	
× <sup>©</sup> -	Texas Instruments	💂 Connect Target	Ctrl+Alt+C	ed)
@ T	- In standard VE	Discourse at Transit	Chilly Alby D	at a distribution accord



Figure 4-15. Connect target

• Choose Scripts Mass Erase or Factory Reset

	Scripts Windo	w	Help			
	MSPM0 D	AP	Commands	>	MSPM0_MassErase_Manual	
	E 🕏 Y š 🗖 E	3	†≉ Debug ×		MSPM0_FactoryReset_Manual	
N	//0G3507_nort	^	✓ I SPN	IOG3507	.ccxml [Code Composer Studio - Device Debugging]	
3	507_nortos_ti		👻 🦑 Non Debuggable Devices			
ĉ	al_LP_MSPM0G			Texas In	struments XDS110 USB Debug Probe_0/CS_DAP_0	
•	MSPM0G350		×®	Texas In	struments XDS110 USB Debug Probe_0/SEC_AP (Disconnected)	
ļ	MSPM0L1306_		👻 🧬 Tex	as Instru	uments XDS110 USB Debug Probe_0/CORTEX_M0P (Suspended)	
_	LP_MSPM0L13		=	0x0000	0700 (no symbols are defined)	
1						

Figure 4-16. Scripts to Factory Reset

• Pull NRST pin low when appears this windows



Figure 4-17. Waiting for Reset

• The successful execution interface is as below

Console ×							• 🖻 •	
MSPM0G3507	7.ccxml							
CS_DAP_0: CS_DAP_0:	GEL Output: GEL Output: SEL Output: CEL Output:	Initiating D Attempting C Attempting S Command Sent Start hardwa Initiating E Reset line a Reset line d Board Reset Reset done SEC_AP Disco SEC_AP Recon Command exect : Factory Re	evice Fact S_DAP conn EC_AP conn ince Reset u 000TRST Boa sserted le-asserted le-asserted complete onnect untect ution comp set execut	ory Reset mection sing NRST and Reset	e terminate	debug sess	ion, pc	we
					_			
<								

Figure 4-18. Fctory Reset Succeed Blog

In addition, TI provides an online tool for performing a Factory Reset operation on the chip. You can find this tool in dev.ti.com/gallery/view/TIMSPGC/MSPM0\_Factory\_Reset\_Tool. This toolkit consists of two parts shown as below Figure 4.4, Info and DSSM. Info provides the usage instructions for the toolkit, while DSSM is the graphical user interface (GUI) for the toolkit.



Figure 4-19. Factory Reset Tool Online

#### 4.2.3 Flash Protection Operation

Flash SWP Configuration Procedure:

 Configurate two SWP in the Sysconfig, SWP(Lower Sector) = 0xFFFFFFB will lock the third sector(0x800 ~ 0xBFF)



Figure 4-20. Flash SWP Configuration

• Download this configuration to device, and the third sector(0x800 ~ 0xBFF) has been locked

The resulting phenomenon:

• In another CCS project, attempt to write 0x11 to address 0x800, then burn and execute the program.

<pre>#define MAIN_BASE_ADDRESS</pre>	(0×0000800)
uint8_t gData8 = 0x11;	
<pre>DL_FlashCTL_unprotectSector( FLASHCTL, MAIN_BASE_ADDR gCmdStatus = DL_FlashCTL_pro FLASHCTL, MAIN_BASE_ADDR</pre>	ESS, <i>DL_FLASHCTL_REGION_SELECT_MAIN</i> ); gramMemoryFromRAM8WithECCGenerated( ESS, &gData8);

Figure 4-21. Try to Write Protected Address

• In CCS Debug mode, check Memory Browser and confirm that address 0x800 was not successfully written with 0x11, indicating successful Flash SWP configuration.

Memory Brow	wser × 🖉 🔻 🖨 👻 🛷 💌 🚱 🌼 📑 😁 🖲	
0x800	6 <sup>3</sup>	
0x800 <memor< td=""><td>ry Rendering 2&gt; ×</td><td></td></memor<>	ry Rendering 2> ×	
32-Bit Hex - TI	Style ~	
0×00000800	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFF	~
0x00000810	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	
0x00000820	FFFFFFF FFFFFFF FFFFFFFFFFFFFFF	
0x00000830	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	
0x00000840	FFFFFFF FFFFFFF FFFFFFFFFFFFFF	
0x00000850	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	
0x00000860	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	
0x00000870	FFFFFFF FFFFFFF FFFFFFFFFFFFFFFF	
0x00000880	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	
0x00000890	FFFFFFF FFFFFFF FFFFFFFFFFFFFFF	
0x000008A0	FFFFFFF FFFFFFF FFFFFFFFFFFFFFF	

Figure 4	-22. Check Protected Address	
0x000008E0	FFFFFFFFFFFFFFFFFFFFFFFFFF	
0x000008D0	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
0x000008C0	FFFFFFFFFFFFFFFFFFFFFFFFF	
0x000008B0	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFF	

• When attempting to download a program to a protected FLASH region, the following prompt indicates a download failure:



Note

Flash static write protection can be unlock by using Flash Reset or BSL Host.

#### 4.3 BSL configuration

The MSPM0 BSL configuration mainly involves the software and hardware setup for the Bootstrap Loader. The specific implementation process and usage guidance for the BSL Host tool in the MSPM0 SDK are outlined below:

• Choose "Enable BSL" in BCR Configuration.

Enable Fast Boot Mode	
BCR Configuration ID	0x1
Expected BCR Configuration CRC	0x79BB483B
Enable BSL	
•	

Figure 4-24. Enable BSL

- Configure eight sets of BSL Access passwords in BSL Configuration.
- Enable the Invoke pin and select the default pin or customize the required Pin Mux (if using software invoke, enable it).
- Configure the Communication Interface pin, using UART as an example.

ootstrap Loader (BSL) Configuration		
BSL Access Password		^
BSL Access[0]	0xFFFFFFF	
BSL Access[1]	OxFFFFFFF	
BSL Access[2]	OxFFFFFFF	
BSL Access[3]	OxFFFFFFF	
BSL Access[4]	0xFFFFFFF	
BSL Access[5]	OXFFFFFFF	
BSL Access[6]	0xFFFFFFF	
BSL Access[7]	0xFFFFFFF	
BSL GPIO Invoke Configuration		^
Enable BSL Invoke Pin Check		
Use Default BSL Invoke Pin		
3SL UART Pin Configuration		^
UART Peripheral	UARTO	
UART TX Pin	PA10	
UART TX Pad Number	21	
UART TX Mux	2	
UART RX Pin	PA11	-
UART RX Pad Number	22	
LIADT DV Mux	2	

Figure 4-25. BSL Communication Interface Configuration

- After configuring, compile and download the program to the device.
- TI provides a BSL Host plugin in the MSPM0 SDK, and the following will explain the BSL Host communication implementation.
  - Connect the XDS110 and the chip via the UART interface pin configurated in the Sysconfig

• Open BSL host in the MSPM0 SDK

s PC > Windows (C:) > ti > msp	0_sdk_1_30_00_03 > tools > bsl > BSL_GU	I_EXE >	
Name ^	Date modified	Туре	Size
🦲 common	1/29/2024 5:38 PM	File folder	
📜 imag	1/29/2024 5:47 PM	File folder	
📜 Input	1/29/2024 5:47 PM	File folder	
Output	1/29/2024 5:47 PM	File folder	
MSPM0_BSL_GUI.exe	1/25/2024 11:42 AM	Application	9,296 KB
5	PC > Windows (C:) > ti > mspmi	PC > Windows (C:) > ti > mspm0_sdk_1_30_00_03 > tools > bsl > BSL_GU         Image: Inage: I	PC > Windows (C:) > ti > mspm0_sdk_1_30_00_03 > tools > bsl > BSL_GUI_EXE > Date modified Date modified Type Common 1/29/2024 5:38 PM File folder Input 1/29/2024 5:47 PM File folder Input 1/29/2024 5:47 PM File folder Input MSPM0_BSL_GUI.exe 1/25/2024 11:42 AM Application

Figure 4-26. Open BSL Host GUI

- Following below steps to finish firmware update
  - a) Choose the TI-TXT format image file that need to download(There are two demo images in the folder named input)
  - b) Choose theTI-TXT format password file(There is a default file is in the input folder)
  - c) Choose hardware bridge(If using standalone XDS110 debugger, choose "standalone XDS110")
  - d) Set the Invoke pin level and then pull down NRST pin, after that click Download button



#### Note

- J-Link cannot use the Scripts command function in CCS.
- SWD PSW need cut out the power and then take effect
- SWD unlock just one time , unless change NONMAIN configuration
- SWD PSW will not support to Mass Erase and Factory Erase
- Do not erase the NONMAIN region if won't load new configuration

#### 5 NONMAIN Operation on Keil

Keil support sysconfig same with CCS, so just refer to CCS for NONMAIN configuration, but Keil does not support scripts function. This chapter will focus on introducing the programming procedure for NONMAIN.

#### 5.1 NONMAIN Operation Demo Project Implement

The steps to configure and program NONMAIN in Keil are as follows:

• First of all, double-click to open the .sysconfig file in the project. Go to Tools -> Sysconfig to open the Sysconfig configuration interface.



#### Figure 5-1. Open Sysconfig Tool

• Refer to Chapter 3 for the Sysconfig configuration process to complete the necessary configuration for NONMAIN. Save the manually generated boot\_config.c and boot\_config.h files and copy them into the project (Keil will not automatically import them into the project).

\$ 5)	sConfig - C\t/\mspm0_sdk_1_20_01_06\o	xamples\nortos\LP_MSPM0G3507\driverlib\gp	No_toggle_output/gpio_toggle_o	utput.syscfg*			- 1	
	ILE ABOUT							RESTART
	😇 Type Filter Text 🗙 «	$\leftrightarrow$ $\Rightarrow$ Software $ ightarrow$ Configuration NV	M. Instance limit h	as been reached.		(	) () <b>()</b> (	0 :
	<ul> <li>MSPM0 DRIVER LIBRARY</li> <li>SYSTEM (9)</li> </ul>	Configuration NVM $\otimes$	() ADD	REMOVE ALL	Problems			* ×
-Cc	Board 1/1 🥝 💮 DMA 💮	Quick Profiles		~				0
	GPIO 1 ♥ ↔ MATHACL ↔ Configuratio 1/7 ♥ ↔	Accept configuration risks Debug Security Profiles	Security Level 0 - No restri	ctions *	Location 1, Det	ails		
	RTC  SYSCTL 1/1  SYSTICK	Boot Configuration Routine (BCR) Co	nfiguration	~	Senerated Files Filter: all	1670.		* ×
	WWDT ①				File name	Category	Include in bui	lld
	✓ ANALOG (6) ADC12	Debug Security Policy Configuration	n	^	ti_msp_dl_config.c	MSPM0 Driver Library	-0	8
	COMP ⊕ DAC12 ⊕	SWD Mass Erase and Factory Reset	Configuration	^	ti_msp_dl_conflig h	MSPM0 Driver Library	-0	8
	GPAMP ⊕ OPA ⊕	Flash Memory Static Write Protecti	on (SWP) Configuration	^	Event.dot	MSPM0 Driver Library		8
	VREF (+) - COMMUNICATIONS (6)	Enable Fast Boot Mode			boot_config.c	MSPM0 Driver Library	-0	8
	12C ⊕ 12C - SMBUS ⊕	BCR Configuration ID Expected BCR Configuration CRC	0x1 0x18790AC3		D boot_config.h	MSPM0 Driver Library		8
	SPI O	Enable BSL			gpio_toggle_output.syscfg	Configuration Script		8
	UART ()	Bootstrap Loader (BSL) Configuratio	n	~	6 Total Files			B
	TIMER - CAPTURE ⊕ TIMER - CAPTURE ⊕ TIMER - COMPARE ⊕ TIMER - PWM ⊕ TIMER - QEI ⊕				MSPM0G350X (Device) LQFP-64(PM) (Package)			* ×

Figure 5-2. NONMAIN Generated File

• Select the correct debugger (XDS110 should choose CMSIS-DAP), and go to Setting.

2 * These arou	ments were used when this file was edd
Device   Target   Output   Listing   User   C/C++ (AC6)   A	sm Linker Debug Utilities
C Use Simulator with restrictions Settings	
Image: Construction at Startup       Image: Construction Relevant         Initialization File:       Image: Construction Relevant         Restore Debug Session Settings       Image: Construction Relevant         Image: Construction Relevant       Image: Construction Relevant	▼ Load Application at Startup       ▼ Run to main()         Initialization File:          Edit          Restore Debug Session Settings         ▼ Breakpoints       ▼ Toolbox         ▼ Watch Windows       ▼ Tracepoints         ▼ Memory Display       ▼ System Viewer
CPU DLL: Parameter: SARMCM3.DLL -MPU	Driver DLL: Parameter: SARMCM3.DLL -MPU
Dialog DLL: Parameter: DARMCM1.DLL PCM0+	Dialog DLL: Parameter: TARMCM1.DLL pCM0+
Wam if outdated Executable is loaded Manage Component Vie	Wam if outdated Executable is loaded

Figure 5-3. Debugger Selection

Add NON-MAIN Programming Algorithm.

ISIS-DAP Cortex-M Target Driv	er Setup				>
ebug   Trace Flash Download	Pack				
Download Function C Erase Full Chip C Erase Sectors C Do not Erase	<ul> <li>✓ Program</li> <li>✓ Verify</li> <li>✓ Reset and Ru</li> </ul>	RAM for A Start: O	gorithm 20000000	Size: 0x00008000	
Programming Algorithm		D. I. T. I			
MSPM0G MAIN 129KP	1294	Op.chip Elseh	Addr	u 0001EEEEU	
MSPM0G NON-MAIN	512B	On-chip Flash	0000000	1-0001111111	
	5125	Un-chip Hash	4100000	H - 41C00157H	
	Add	Start: 0	4100000	H - 41C00157H Size: 0x00000158	
	Add	Start: 0	41C00000	H - 41C00157H Size: 0x00000158	Help

Figure 5-4. Add NONMAIN Algorithm

• After completing the relevant NONMAIN operations similar to CCS in the main program, compile the project and burn it into the device. NONMAIN will take effect after power cycling the device.

#### 5.2 NONMAIN Operation Phenomenon

#### 5.2.1 Resulting phenomenon of SWD Password

After configuring the SWD Password for NONMAIN, attempting to reprogram resulted in a failed programming attempt with the following error message:



Figure 5-5. SWD Password Block Window

#### 5.2.2 Resulting phenomenon of FLASH Protect

After configuring the FLASH Protect for NONMAIN, attempting to reprogram the corresponding address resulted in a failed programming attempt with the following error message:



Figure 5-6. Flash Protected Block Window

As Keil does not yet support unlocking chips with Scripts, you can use the CCS Scripts or Factory Reset online tool mentioned in Chapter4.2.2, as well as the BSL Host mentioned in Chapter4.3.1 to unlock SWD locks or remove FLASH Protect.

#### 5.2.2.1 J-Link Operation

First of all, refer to the configuration process for Sysconfig in Chapter 3 to complete the required configuration for NONMAIN.

SWD Encryption phenomenon:

There won't detect any device, and an error message will be prompted during the attempt to burn:

Cortex JLink/JTrace Target Driver Setup	×		-	
Debug Trace Rash Download SW Device Adapter SN: 00000000 SW Device Name Device: J-Link HW: V9.70 dl: V7.94h FW: J-Link V9 complete May 720 Port: Max Obok: SW State Cik	Move Up Down	gpio_toggle_output_LP_ V X A A A A A A A A A A A A A A A A A A		<pre>gpio_toggle_output.syscfg     /**     * These argument     * via the GUI or     * @cliArgsdet     * @cresions ("to     6 */     7     8 /**     * Import the model </pre>
Connect: 8 Reset Options       Cache Options       Download Options         Connect: Nomal       ▼       Reset: Nomal       ▼         ✓ Reset after Connect:       ✓       Cache Options       ✓         ✓ Reset after Connect:       ✓       ✓       Cache Memory       ✓         ✓       ✓       ✓       ✓       ✓       ✓         ✓       ✓       ✓       ✓       ✓       ✓         ✓       ✓       ✓       ✓       ✓       ✓       ✓         ✓	miced sh Info Cmd	dl_config.c	CMSIS-DAP - (	Cortex-M Error X GF Cortex-M Error X GF Debug Unit Device found m c
OK Cancel	Apply			21 GPIOL associated

Figure 5-7. SWD Encryption Block Window

Similarly, you can utilize XDS110 with CCS Scripts or the Factory Reset online tool to remove SWD locks and FLASH Protect, and use BSL Host to unlock. In addition, TI will gradually support J-Link for using Scripts.

#### Note

- Sysconfig tool needs to be launched successfully when the .sysconfig file is open.
- J-Link requires the selection of SWD interface to communicate when used in Keil.
- Keil does not support Scripts for performing Mass Erase, Factory Reset, and other operations on a device.

For more details for how to start Keil development with MSPM0, you can refer to Keil IDE Guide.

#### 6 NONMAIN Operation on IAR

IAR support sysconfig same with CCS, so just refer to CCS for NONMAIN configuration, but IAR does not support scripts function. This chapter will focus on introducing the programming procedure for NONMAIN.

#### 6.1 NONMAIN Operation Demo Project Implement

The process of completing NONMAIN operations in IAR is as follows:

- Double-clicking the .sysconfig file in the project opens the Sysconfig tool.
- After completing the required configurations, save and close the Sysconfig interface. This will ٠ automatically generate Boot\_config.c and Boot\_config.h in the project.
- Select the correct debugger. ٠

Category:						Factory	Settings
Seneral Options	^						
untime Checking							
C/C++ Compiler	Setup	Download	Images	Multicore	Authentication	Extra Options	Plugins
Assembler			-				
Output Converter	Drive	r		🖂 Ru	n to		
Custom Build	CMS		~		ain		
Linker	Sim	ulator.	-		an		
Build Actions	CAD	lator					
Debugger	CMS	IS DAP					
Simulator	E2/E	2 Lite		<u> </u>			
CADI	GDE	Server				111	
CMSIS DAP	l-iet						
E2/E2 Lite	J-Lin	k/J-Trace					
GDB Server	TI St	ellaris					
G+LINK	Nu-L	ink					
I-jet	ST-L	INK					
J-Link/J-Trace	Third	-Party Driver		ebugger\T	exasInstruments\	MSPM0G2	
TI Stellaris	TIM	SP-FET					
Nu-Link	TI XI	JS		1			
PE micro							
ST-LINK							
Third-Party Driver							
TI MSP-FET	~						

Figure 6-1. Debugger Selection

In the Download options, add and edit the settings related to NONMAIN erasure as follows. ۲

	Defension de Marketter	construction of the LO ADDA INC SERVE as a service of the	7	Ulse flash hader(s)	
	opeons for node mashed in	ouumu Tuouoty wite 15, was word 200, for Lor 216.	A	Flash Loader Configuration	×
0G3507_nartos_iar - De				Memory range	
	Calegory:	Factory Settings		OAL	OK
	General Options  Static Analysis Runtime Checking C/C++ Compiler	Setup Download Images Multicore Authentication Extra Options Plugins		Start: 0x41c00000 End: 0x41c00157	Cancel
	Assembler Output Converter	Uverify download		Relocate	
	Custom Build	Suppress download		Offset:	
	Build Actions	Use fash koeder(s)		Absolute address: 0x0	
	Simulator CADI CMSIS DAP	C:UJsenla0508021titlARWorkspace/Plash_nvmiflash	ts Luded in the calculatio	式 ' Flash loader path:	
	E2/E2 Lite GD6 Server	Perform mass crose before flashing	pofig,	\$TOOLKIT_DIR\$/config/flashloader/TexasInstruments/FlashMS .	
[	G+UNK		hofta.	RAM load address: 0x0	
Flash Loader Overview			×	Extra parameters:	
Range	Offset/Address L	Loader Path	OK	non_main_erase	
tos_ CODE : 0x41c00000 - 0x	41:00157 - \$	TOOLAT_DIR\$/config/fisshicader/TexasInstruments/FisshMSPM0G1X0X_G3X0X_nonMe	n.flash Cancel	Parameter descriptions:	
-			New	non_main_erase // Erase non-main memory	
			Edk		
			, Delete	· · · · · · · · · · · · · · · · · · ·	
1			Indexectionally		

#### Figure 6-2. Add NONMAIN Related Settings

• After completing the same NONMAIN-related operations as in CCS in the main program, compile the project and burn it to the device. After power cycle, NONMAIN will take effect.

#### 6.2 NONMAIN Operation Phenomenon

## 6.2.1 Resulting phenomenon of SWD Password

After configuring the SWD Password for NONMAIN, when attempting to re-burn, the burning failed and the following error appeared.



6.2.2 Resulting phenomenon of FLASH Protect

After configuring FLASH Protect for NONMAIN, trying to re-burn the program to the corresponding address failed, with the same error as with SWD.



Figure 6-4. Flash Protected Block Window

Similar to the Keil IDE, you can use CCS Scripts mentioned in the previous Chapter 4.2.2 or the Factory Reset online tool to unlock SWD and FLASH Protect, or use the BSL Host Implement mentioned in Chapter4.3.1 to unlock it.

Note

• Same with Keil, there is no Scripts functionality to perform Mass Erase and Factory Reset operations on the Device.

For more details for how to start Keil development with MSPM0, you can refer to IAR IDE Guide.

#### NONMAIN operation by programmer tool 7

This chapter mainly demonstrates the programming of MSPM0-related burn-in tools Uniflash and J-Flash in NONMAIN.

#### 7.1 Uniflash

For the operation of MSPM0 NONMAIN, TI's accompanying programming tool Uniflash comes with a standalone Command Line Interface (CLI), which can achieve memory file export, program burning, and custom command parameters for chip erasure.

The process of using Uniflash to program the NONMAIN operation of the device is as follows:

Modify the Erase Range setting to ensure that NONMAIN has been erased before writing to it.

🗲 UniFlash		-
UniFlash Session -	About	? Help
Configured Device : Texas Instruments	s XDS110 USB Debug Probe > MSPM0G3507 [download ccxml]	CORTEX_MOP Disconne
Program	Find and Configure Settings and Utilities	
Settings & Utilities	Q Search: Enter Property ID Or Name To Search For Settings and Buttons	× i≡ More Info
Memory		
Standalone Command Line	✓ Erase Configuration	
	Note: !!!Warning: Modifying NONMAIN incorrectly, or erasing it without programming can permanently lock the d documentation for more details	levice!!! See MSPM0
	Erase method:  Carase MAIN memory only Erase MAIN and NONMAIN memory (see warning above) Erase MAIN and NONMAIN necessary sectors only (see warning above) Erase MAIN memory sectors by range (specify below) Do not erase Flash memory Note: Sector Erase: all 1kB sectors between Start and End address will be erased	

Figure 7-1. Erase Range Setting

Import the firmware to be programmed and complete the firmware burning using Load Image.

UniFlash Session -	About	2 Help Settings
Configured Device : Texas Instrumer	tts XDS110 USB Debug Probe > MSPM0G3507 [download ccxml]	CORTEX_MOP Disconnected: Running Free
Program	Select and Load Images	
Settings & Utilities	Flash Image(s)	
Memory	flashctl_nonmain_memory_write_LP_MSPM0G3507_nortos_ticlang.out MD5: cbc3c4	ld7aded1b4a99ba4ecdc59ea5a7 Size: 121.13 KB   Binary: 🗌 🗱
Standalone Command Line	$\oplus$	
	Available Action(s) - 1 Image Selected Load Image Verify Image	
	Load selected images (includes	
	erase and verify steps depending on user settings)	
	Run Actions	
	Run Target After Program Load/Flash Operation	
	▼ Quick Settings	
	Create your personalize settings view. Click to add settings.	

#### Figure 7-2. Load Image

SWD lock or NONMAIN destoried wrongly phenomenon:

When try Load Image or Read Memory for Device you will see below error



Figure 7-3. SWD Encryption Block Window

FLASH protect phenomenon:

When try programming device you will see below errors

n	- About		
n	Error!		×
	File: C:/Users/a0508021	'ti/CCS125	
	MSPM0/gpio_toggle_out	put_LP_MSPM0G3507_nortos_ticlang/Debug/gpio_toggle_output_LP_MSPM0G3507_nortos_ticlang	.out: Load failed.
	Flash Ima		
	gpio_tog	Finisned	47f8deb26af6 Size: 152.22
ne	÷		
	Available		
	Load Ima	Cancel	
	Reset Actio	ns	

Figure 7-4. Flash Protected Block Window

#### 7.2 J-Flash

J-Flash is a programming tool compatible with the J-Link debugger. The following is the operation procedure for burning the NONMAIN program using J-Flash with the J-Link debugger:

• After importing the Hex firmware file into J-Flash, modify the project settings for the SWD interface and Erase Range.

Project settings Alt+F7 Global settings	General       Selected target interface:       SWD         Target Interface:       SWD speed after Init steps         V MCU       Init. steps       Auto selection         Exist steps       1000       kHz         Production       Performance
$\backslash$	OK Car

Port	rmance	Actions performed b	v Production Prod	ramming'	
	ATTAINCE.	Erase	chip	•	
		Program			
		Start application	ı wards		
		Override timeout	ts		
		Erase 15000	ms		~

Figure 7-5. Project Setting

• Test the connection status of the Device to ensure it is working properly.



Figure 7-6. Connect to Target

• Download the firmware to the Device, choosing between Production (Auto) or Manual Programming.

File Edit Target Options View Help - Programming range 0x41C0000 - 0x41C001	1FF ( 1 Sector, 512 Bytes)
Project infor         Connect         - Flash programming performed for 1 range           Setting         Disconnect         - Start of verifying flash	e (512 bytes) 12 Bytes)
[-] Genera Pro Test - End of verifying flash - Start of restoring	
Ho: Production Programming F7 - End of restoring	
[-] TIF Manual Programming  Type SWD Ty	successfully - Completed after 0.217 sec

Figure 7-7. Programming

SWD lock or NONMAIN destoried wrongly phenomenon:

When try Connect or Programming you can will below errors



Figure 7-8. SWD Encryption Block Window

FLASH protect phenomenon:

When try Programming you can will below errors



#### Note

- During development, it is recommended to burn NONMAIN and MAIN code separately. The APP code should be burned first, followed by the NONMAIN configuration code.
- It is advisable to keep the BSL default Invoke pin externally pulled down to prevent the chip from incorrectly entering BSL when powered up.

#### 8 Common Questions

#### 8.1 Dynamically modifying NONMAIN configuration

During the development process, it may be necessary to dynamically modify NONMAIN parameters in the APP program. Please refer to the "Execute the NONMAIN programming steps in the main program" in the chapter 4.1.

The mainly operation involve erasing the NONMAIN area first, then updating the NONMAIN configuration by writing it, Finally, you need to reset the device to execute the new NONMAIN configuration.

#### 8.2 Create a separate NONMAIN configuration project

- Firstly, refer to the above content to complete the NONMAIN configuration in Sysconfig.
- Next, modify the Flash programming region to include NONMAIN.

Properties for flashctl_no	nmainNop_memory_write_LP_MSPN	/IOG3507_nortos_ticlang2		×
type filter text	Debug		(p 🔻 c	•
<ul> <li>Resource</li> <li>General</li> <li>Build</li> </ul>	Device Texas Instruments XDS11 Program/Memory Load Op	0 USB Debug Probe_0/CORTEX_M0P Reset Type		~
<ul> <li>SysConfig</li> <li>Arm Compiler</li> <li>Arm Linker</li> <li>Arm Hex Utility</li> <li>Arm Objcopy Utility</li> </ul>	Auto Run and Launch Optic Misc/Other Options MSPM0 Flash Settings	<ul> <li>○ Soft reset</li> <li>● Hard reset</li> </ul>		
> Debug		Erase Configuration		
		!!!Warning: Modifying NONMAIN incorrectly, or erasing it without programm See MSPM0 documentation for more details	ning can peri	л
		Erase method		
		C Erase MAIN memory only		
		Erase MAIN and NONMAIN memory (see warning above)		
		C Erase MAIN and NONMAIN necessary sectors only (see warning above)		-
		O Do not erase Flash memory		
		Sector Erase: all 1kB sectors between Start and End address will be erased		_
		Sector Erase Start Address: 0x 0		= 🗸
	< >>	Costor Free End Address Or 0	>	
< >		Restore Defaults	Apply	y
Show advanced setting	gs	Apply and Close	Cancel	

Figure 8-1. Erase Range Setting

• Save and compile the project, then burn it to the device.

#### 9 Reference

- 1. Texas Instruments: MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual
- 2. Texas Instruments: MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual
- 3. Texas Instruments: MSPM0 C-Series 24-MHz Microcontrollers Technical Reference Manual
- 4. Texas Instruments: MSPM0 Bootloader User's Guide
- 5. Texas Instruments: MSPM0 Bootloader (BSL) Implementation

#### **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATA	REVERSION	NOTES
Apr 2024	-	Initial Release