

### 25.3.20 MIS (Offset = 1068h) [Reset = 00000000h]

MIS is shown in [Figure 25-60](#) and described in [Table 25-47](#).

Return to the [Summary Table](#).

Masked interrupt status. This is an AND of the IMASK and RIS registers.

**Figure 25-60. MIS**

|          |      |      |        |          |      |      |      |
|----------|------|------|--------|----------|------|------|------|
| 31       | 30   | 29   | 28     | 27       | 26   | 25   | 24   |
| RESERVED |      |      | QEIERR | DC       | REPC | TOV  | F    |
| R-0h     |      |      | R-0h   | R-0h     | R-0h | R-0h | R-0h |
| 23       | 22   | 21   | 20     | 19       | 18   | 17   | 16   |
| RESERVED |      |      |        |          |      |      |      |
| R-0h     |      |      |        |          |      |      |      |
| 15       | 14   | 13   | 12     | 11       | 10   | 9    | 8    |
| CCU5     | CCU4 | CCD5 | CCD4   | CCU3     | CCU2 | CCU1 | CCU0 |
| R-0h     | R-0h | R-0h | R-0h   | R-0h     | R-0h | R-0h | R-0h |
| 7        | 6    | 5    | 4      | 3        | 2    | 1    | 0    |
| CCD3     | CCD2 | CCD1 | CCD0   | RESERVED |      | L    | Z    |
| R-0h     | R-0h | R-0h | R-0h   | R-0h     |      | R-0h | R-0h |

**Table 25-47. MIS Field Descriptions**

| Bit   | Field    | Type | Reset | Description                                                                            |
|-------|----------|------|-------|----------------------------------------------------------------------------------------|
| 31-29 | RESERVED | R    | 0h    |                                                                                        |
| 28    | QEIERR   | R    | 0h    | QEIERR<br>0h = Event Cleared<br>1h = Event Set                                         |
| 27    | DC       | R    | 0h    | Direction Change<br>0h = Event Cleared<br>1h = Event Set                               |
| 26    | REPC     | R    | 0h    | Repeat Counter Zero<br>0h = Event Cleared<br>1h = Event Set                            |
| 25    | TOV      | R    | 0h    | Trigger overflow<br>0h = Event Cleared<br>1h = Event Set                               |
| 24    | F        | R    | 0h    | Fault<br>0h = Event Cleared<br>1h = Event Set                                          |
| 23-16 | RESERVED | R    | 0h    |                                                                                        |
| 15    | CCU5     | R    | 0h    | Compare up event generated an interrupt CCP5<br>0h = Event Cleared<br>1h = Event Set   |
| 14    | CCU4     | R    | 0h    | Compare up event generated an interrupt CCP4<br>0h = Event Cleared<br>1h = Event Set   |
| 13    | CCD5     | R    | 0h    | Compare down event generated an interrupt CCP5<br>0h = Event Cleared<br>1h = Event Set |
| 12    | CCD4     | R    | 0h    | Compare down event generated an interrupt CCP4<br>0h = Event Cleared<br>1h = Event Set |

P2