

AM64x/AM243x GENERAL PURPOSE EVM BOARD

PROC101B

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC POWER
10	SOC POWER CAPS
11	SOC VSS
12	DDR INTERFACE
13	eMMC FLASH AND SDCARD INTERFACE
14	OSPI FLASH
15	EEPROM,PRESENCE DETECTION & TEMP SENSOR
16	CPSW RGMII_1 ETHERNET PHY
17	ICSSG RGMII_2 ETHERNET PHY
18	ICSSG RGMII_1 ETHERNET PHY
19	TEST AUTOMATION
20	BOOT MODE BUFFER & SWITCHES
21	CURRENT MONITORING DEVICES
22	XDS110 DEBUGGER
23	JTAG BUFFER
24	MIPI 60 PIN CONNECTOR
25	USB 2.0 INTERFACE
26	FT4232 UART TO USB BRIDGE
27	HSE BOARD CONNECTOR
28	GPMP & FSI CONNECTOR
29	CAN & DISPLAY INTERFACE
30	PCIE INTERFACE
31	ETHERNET PHY & PCIE CLOCK GENERATOR
32	ETHERNET LEDs
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL&SAFETY CONNECTOR

PAGE	CONTENTS
35	DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR
36	MAIN INPUT 12V DC
37	DUAL & PRE_REG POWER SUPPLY
38	SoC POWER SUPPLY
39	PERIPHERAL POWER SUPPLY
40	HARDWARE SCHEMATICS

REV	B
VER	1.1

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size Variant Name = PROC101B(002) TMD5243GPEVM

Date: Monday, August 22, 2022 Sheet 1 of 40

Rev E2

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	26th MAY 2021	Drafted from "PROC101A_SCH" document.	Mistral Design Team	AJIT MB	AJIT MB
0.2	3rd JUNE 2021	Added Voltage Monitor on 0.85V for ensuring required power down sequence is followed	Mistral Design Team	AJIT MB	AJIT MB
0.3	9th JUNE 2021	Changed Clock Generator VDDO level to 1.8V	Mistral Design Team	AJIT MB	AJIT MB
0.4	1st DEC 2021	Updated LM5140 Section	Mistral Design Team	AJIT MB	AJIT MB
1.0	3rd DEC 2021	Baselined and Released	Mistral Design Team	AJIT MB	AJIT MB
1.1	23nd AUG 2022	Updated SoC symbol to match pin names as per datasheet	Mistral Design Team	AJIT MB	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Variant Name = PROC101B(002) TMS243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 2 of 40

BLOCK DIAGRAM_AM64x_EVM



Designed for TI by Mistral Solutions Pvt Ltd




Title BLOCK DIAGRAM_CP BOARD

Size Variant Name = PROC101B(002) TMD5243GPEVM

Date: Monday, August 22, 2022 Sheet 3 of 40

Rev E2

BLOCK DIAGRAM_XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110


Size Variant Name = PROC101B(002) TMDS243GPEVM

Date: Monday, August 22, 2022

Sheet 4 of 40

Rev E2

POWER FLOW DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd






Title POWER FLOW DIAGRAM

Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022 Sheet 5 of 40

Rev E2

POWER SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE

Size Variant Name = PROC101B(002) TMSD243GPEVM

Date: Monday, August 22, 2022

Sheet 6 of 40

Rev E2

GPIO MAPPING TABLE

S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPI0_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1Interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2Interrupt			Interrupt			INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PCIe_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card load switch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPI0_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPI0_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESETn	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 0.1.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH


Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO_MAPPING TABLE

Size	Variant Name = PROC101B(002) TMD5243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 7 of 40

I2C TREE



Designed for TI by Mistral Solutions Pvt Ltd



Title I2C TREE




Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022


Sheet 8 of 40

Rev E2

SoC POWER




1.8V Analog SUPPLY




CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED


SoC POWER Decaps





Place one 0.1uF cap near each Pin



To place after current sense resistor on VDD_CORE plane




Place one 0.1uF cap near each Pin





VDD ARRAY CORE




VDDA_3P3_SDIO





Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin



Core & Array Core Supply Kelvin Sensing




Designed for TI by Mistral Solutions Pvt Ltd



Title		SOC POWER CAPS	
Size	Variant Name = PROC101B(002) TMS243GPEVM	Rev	
C		E2	
Date:	Monday, August 22, 2022	Sheet	10 of 40

SoC POWER - VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title		SOC VSS	
Size	Variant Name = PROC101B(002) TMD5243GPEVM		Rev
C			E2
Date:	Monday, August 22, 2022	Sheet	11 of 40

SoC DDR INTERFACE




DDR DQ Lines Swapped With Data Byte

DDR4 DEVICE



DDR TERMINATION



Designed for TI by Mistral Solutions Pvt Ltd



Title DDR INTERFACE



Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022


Sheet 12 of 40

Rev E2




eMMC FLASH



eMMC FLASH RESET



SD CARD INTERFACE



Off Page Connections

From 4	33	IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO
To IO Expander	33	GPIO_eMMC_RSTn	GPIO_eMMC_RSTn
	33	MMC1_SD_EN	MMC1_SD_EN

Designed for TI by Mistral Solutions Pvt Ltd



Title eMMC FLASH_SDCARD INTERFACE


Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022

Sheet 13 of 40


Rev E2

OSPI FLASH




NOTE:
For QSPI Configuration
Remove 0E resistors from the following
1.OSPI_DQ4 to OSPI_DQ7 nets (R432,R441,R442,R443)
2.OSPI_INTn (R158)

SOC OSPI INTERFACE




Place R600 close to the
memory to avoid stub




Place R591 close to the ball
with as little trace as possible

To Route DQS to LBCLK0	To Route DQS to SOC's DQS
Mount R591 & R600	Mount R601 & R592
DNI R601 & R592	DNI R591 & R600

USER TEST LED



OSPI FLASH RESET





Off Page Connections

To Level Translator

TEST_LED1	◀	TEST_LED1	33
TEST_LED2	◀	TEST_LED2	34
DDR_VTT_EN	▶	DDR_VTT_EN	35




TEMPERATURE SENSOR




SoC_I2C1_SCL DNI TP25
SoC_I2C1_SDA DNI TP27

BOARD ID EEPROM



BOARD PRESENCE DETECT CIRCUIT



Off Page Connections

HSE_DETECT	»»» HSE_DETECT	27
SoC_I2C1_SDA	»»» SoC_I2C1_SDA	19,21,29,30,31,32,33
SoC_I2C1_SCL	»»» SoC_I2C1_SCL	19,21,29,30,31,32,33
SoC_I2C0_SDA	»»» SoC_I2C0_SDA	27,29,33
SoC_I2C0_SCL	»»» SoC_I2C0_SCL	27,29,33

Designed for TI by Mistral Solutions Pvt Ltd







Title EEPROM,PRESNCE DETECTION & TEMP SENSOR

Size Variant Name = PROC101B(002) TMD5243GPEVM




Date: Monday, August 22, 2022

Sheet 15 of 40

Rev E2

[illegible][illegible]

CPSW_ETH1_PHY- 1 SPEED & ACTIVITY LED 's DRIVERS



EN	SEL1	SEL2	FUNCTION
L	X	X	A0 to A11, B0 to B11, and C0 to C11 are Hi-Z
H	L	L	A0 to A5 = B0 to B5 and A6 to A11 = B6 to B11
H	L	H	A0 to A5 = B0 to B5 and A6 to A11 = C6 to C11
H	H	L	A0 to A5 = C0 to C5 and A6 to A11 = B6 to B11
H	H	H	A0 to A5 = C0 to C5 and A6 to A11 = C6 to C11

EN	SEL1	SEL2	FUNCTION
L	X	X	A0 to A11, B0 to B11, and C0 to C11 are Hi-Z
H	L	L	A0 to A5 = B0 to B5 and A6 to A11 = B6 to B11
H	L	H	A0 to A5 = B0 to B5 and A6 to A11 = C6 to C11
H	H	L	A0 to A5 = C0 to C5 and A6 to A11 = B6 to B11
H	H	H	A0 to A5 = C0 to C5 and A6 to A11 = C6 to C11


		Off Page Connections	
From Processor			
27	PRG0_PRU1_GPO7/CP5W_RGMIIH_R00	➤	PRG0_PRU1_GPO7/CP5W_RGMIIH_R00
27	PRG0_PRU1_GPO6/CP5W_RGMIIH_R01	➤	PRG0_PRU1_GPO6/CP5W_RGMIIH_R01
27	PRG0_PRU1_GPO10/CP5W_RGMIIH_R02	➤	PRG0_PRU1_GPO10/CP5W_RGMIIH_R02
27	PRG0_PRU1_GPO17/CP5W_RGMIIH_R03	➤	PRG0_PRU1_GPO17/CP5W_RGMIIH_R03
27	PRG0_PRU0_GPO6/CP5W_RGMIIH_RX_CTL	➤	PRG0_PRU0_GPO6/CP5W_RGMIIH_RX_CTL
27	PRG0_PRU0_GPO10/CP5W_RGMIIH_RXC	➤	PRG0_PRU0_GPO10/CP5W_RGMIIH_RXC
From Processor			
27	CP5W_RGMIIH_TD0	➤	CP5W_RGMIIH_TD0
27	CP5W_RGMIIH_TD1	➤	CP5W_RGMIIH_TD1
27	CP5W_RGMIIH_TD2	➤	CP5W_RGMIIH_TD2
27	CP5W_RGMIIH_TD3	➤	CP5W_RGMIIH_TD3
27	CP5W_RGMIIH_TX_CTL	➤	CP5W_RGMIIH_TX_CTL
27	CP5W_RGMIIH_TXC	➤	CP5W_RGMIIH_TXC
		➤	PORZ_OUT
17,18,20,34	PORZ_OUT	➤	PRG1_RGMIIH_Infn
17,18,34	PRG1_RGMIIH_Infn	➤	
From IO Expander			
16,33	GPIO_CPSW1_RST	➤	GPIO_CPSW1_RST
33	CPSW_FET_SEL	➤	CPSW_FET_SEL
From Clock Buffer			
31	CP5W_RGMIIH_ETH1_CLK	➤	CP5W_RGMIIH_ETH1_CLK
To HSE Connector			
27	HSE_PRG0_PRU1_GPO7	➤	HSE_PRG0_PRU1_GPO7
27	HSE_PRG0_PRU1_GPO9	➤	HSE_PRG0_PRU1_GPO9
27	HSE_PRG0_PRU1_GPO10	➤	HSE_PRG0_PRU1_GPO10
27	HSE_PRG0_PRU1_GPO17	➤	HSE_PRG0_PRU1_GPO17
27	HSE_PRG0_PRU0_GPO9	➤	HSE_PRG0_PRU0_GPO9
27	HSE_PRG0_PRU0_GPO10	➤	HSE_PRG0_PRU0_GPO10
From Processor			
17,27	CP5W_RGMIIH_MDIO	➤	CP5W_RGMIIH_MDIO
17,27	CP5W_RGMIIH_MDC	➤	CP5W_RGMIIH_MDC

		Off Page Connections	
From Processor			
27	PRG0_PRU1_GPO7/CP5W_RGMIIH_R00	➤	PRG0_PRU1_GPO7/CP5W_RGMIIH_R00
27	PRG0_PRU1_GPO6/CP5W_RGMIIH_R01	➤	PRG0_PRU1_GPO6/CP5W_RGMIIH_R01
27	PRG0_PRU1_GPO10/CP5W_RGMIIH_R02	➤	PRG0_PRU1_GPO10/CP5W_RGMIIH_R02
27	PRG0_PRU1_GPO17/CP5W_RGMIIH_R03	➤	PRG0_PRU1_GPO17/CP5W_RGMIIH_R03
27	PRG0_PRU0_GPO6/CP5W_RGMIIH_RX_CTL	➤	PRG0_PRU0_GPO6/CP5W_RGMIIH_RX_CTL
27	PRG0_PRU0_GPO10/CP5W_RGMIIH_RXC	➤	PRG0_PRU0_GPO10/CP5W_RGMIIH_RXC
From Processor			
27	CP5W_RGMIIH_TD0	➤	CP5W_RGMIIH_TD0
27	CP5W_RGMIIH_TD1	➤	CP5W_RGMIIH_TD1
27	CP5W_RGMIIH_TD2	➤	CP5W_RGMIIH_TD2
27	CP5W_RGMIIH_TD3	➤	CP5W_RGMIIH_TD3
27	CP5W_RGMIIH_TX_CTL	➤	CP5W_RGMIIH_TX_CTL
27	CP5W_RGMIIH_TXC	➤	CP5W_RGMIIH_TXC
13,17,18,20,34	PORz_OUT	➤	PORz_OUT
17,18,34	PRG1_RGMIIH_Intrn	➤	PRG1_RGMIIH_Intrn
From IO Expander			
16,33	GPIO_CPSW1_RST	➤	GPIO_CPSW1_RST
33	CPSW_FET_SEL	➤	CPSW_FET_SEL
From Clock Buffer			
31	CP5W_RGMIIH_ETH1_CLK	➤	CP5W_RGMIIH_ETH1_CLK
To HSE Connector			
27	HSE_PRG0_PRU1_GPO7	➤	HSE_PRG0_PRU1_GPO7
27	HSE_PRG0_PRU1_GPO9	➤	HSE_PRG0_PRU1_GPO9
27	HSE_PRG0_PRU1_GPO10	➤	HSE_PRG0_PRU1_GPO10
27	HSE_PRG0_PRU1_GPO17	➤	HSE_PRG0_PRU1_GPO17
27	HSE_PRG0_PRU0_GPO9	➤	HSE_PRG0_PRU0_GPO9
27	HSE_PRG0_PRU0_GPO10	➤	HSE_PRG0_PRU0_GPO10
From Processor			
17,27	CP5W_RGMIIH_MDIO	➤	CP5W_RGMIIH_MDIO
17,27	CP5W_RGMIIH_MDC	➤	CP5W_RGMIIH_MDC


ICSSG1 - RGMII 2

Dual RJ45 CON With Integrated Magnetics

Decaps




STRAPPING RESISTORS




PHY ADDRESS = 00011
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000Base-T/100Base-TX/10Base-T)

PRG1 MDC/MDIO FET SWITCH




TMUX154EDGSR Truth Table


SEL	EN	FUNCTION
X	H	Disconnect
L	L	A = A0 B = B0
H	L	A = A1 B = B1



PRG1 ETH2 RESET



PRG1_ETHERNET - 2 SPEED & ACTIVITY LED 's DRIVERS



Off Page Connections


To Processor	16,18,34	PRG1_RGMII_INTn	PRG1_RGMII_INTn
	27	PRG1_RGMII2_RD0	PRG1_RGMII2_RD0
	27	PRG1_RGMII2_RD1	PRG1_RGMII2_RD1
	27	PRG1_RGMII2_RD2	PRG1_RGMII2_RD2
	27	PRG1_RGMII2_RD3	PRG1_RGMII2_RD3
	27	PRG1_RGMII2_RXC	PRG1_RGMII2_RXC
	27	PRG1_RGMII2_RX_CTL	PRG1_RGMII2_RX_CTL
From Processor	27	PRG1_ETH2_LED_LINK	PRG1_ETH2_LED_LINK
	27	PRG1_ETH2_LED_1000RX_ER	PRG1_ETH2_LED_1000RX_ER
	27	PRG1_RGMII2_TD0	PRG1_RGMII2_TD0
	27	PRG1_RGMII2_TD1	PRG1_RGMII2_TD1
	27	PRG1_RGMII2_TD2	PRG1_RGMII2_TD2
	27	PRG1_RGMII2_TD3	PRG1_RGMII2_TD3
	27	PRG1_RGMII2_TXC	PRG1_RGMII2_TXC
	27	PRG1_RGMII2_TX_CTL	PRG1_RGMII2_TX_CTL
	13,16,18,20,34	PORz_OUT	PORz_OUT
	18,27	PRG1_MDIO_MDIO	PRG1_MDIO_MDIO
	18,27	PRG1_MDIO_MDC	PRG1_MDIO_MDC
From CPSW SW	16,27	CPSW_RGMII1_MDIO	CPSW_RGMII1_MDIO
	16,27	CPSW_RGMII1_MDC	CPSW_RGMII1_MDC
From IO Expander	17,33	GPIO_RGMII2_RST	GPIO_RGMII2_RST
	33	PRG1_RGMII2_FET_SEL	PRG1_RGMII2_FET_SEL
From Clock Buffer	31	PRG1_RGMII2_ETH2_CLK	PRG1_RGMII2_ETH2_CLK

Designed for TI by Mistral Solutions Pvt Ltd




Title		ICSSG1 RGMII_2 ETHERNET PHY	
Size	Variant Name = PROC1019(002) TMD8243GPEVM	Rev	
C		E2	
Date:	Monday, August 22, 2022	Sheet	17 of 40


Decaps




STRAPPING RESISTORS




```
PHY ADDRESS = 01111
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000BaseT/100Base-TX/10Base-T)
```




PRG1 ETH2 RESET



PRG1_ETHERNET - 3 SPEED & ACTIVITY LED 's DRIVERS



Dual RJ45 CON With Integrated Magnetics



Off Page Connections


To Processor	16,17,34	PRG1_RGMII_INTn	↔	PRG1_RGMII_INTn
	17,37	PRG1_RGMII_RD0	↔	PRG1_RGMII_RD0
	27	PRG1_RGMII_RD1	↔	PRG1_RGMII_RD1
	27	PRG1_RGMII_RD2	↔	PRG1_RGMII_RD2
	27	PRG1_RGMII_RD3	↔	PRG1_RGMII_RD3
	27	PRG1_RGMII_RD0	↔	PRG1_RGMII_RXC
	27	PRG1_RGMII_RXC	↔	PRG1_RGMII_RXC
	27	PRG1_RGMII_RX_CTL	↔	PRG1_RGMII_RX_CTL
	16,17,20,34	PORZ_OUT	↔	PORZ_OUT
	27	PRG1_ETH3_LED_LINK	↔	PRG1_ETH3_LED_LINK
	27	PRG1_ETH3_LED_1000RX_ER	↔	PRG1_ETH3_LED_1000RX_ER
From Processor	27	PRG1_RGMII_TD0	↔	PRG1_RGMII_TD0
	27	PRG1_RGMII_TD1	↔	PRG1_RGMII_TD1
	27	PRG1_RGMII_TD2	↔	PRG1_RGMII_TD2
	27	PRG1_RGMII_TD3	↔	PRG1_RGMII_TD3
	27	PRG1_RGMII_TXC	↔	PRG1_RGMII_TXC
	27	PRG1_RGMII_TX_CTL	↔	PRG1_RGMII_TX_CTL
From Processor	17,27	PRG1_MDIO_MDIO	↔	PRG1_MDIO_MDIO
MDIO Pins are common to both PWR. This to be verified)	17,27	PRG1_MDIO_MDC	↔	PRG1_MDIO_MDC
From IO Expander	18,33	GPIO_RGMII_RST	↔	GPIO_RGMII_RST
From Clock Buffer	31	PRG1_RGMII_ETH3_CLK	↔	PRG1_RGMII_ETH3_CLK

Designed for TI by Mistral Solutions Pvt Ltd



Title ICSSG2 RGMII_1 ETHERNET PHY		
Size	Variant Name = PROC101B(002) TMD5243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 18 of 40

40-PIN AUTOMATION HEADER





TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPI01	Used to Generate the interrupt on GPIO_13_INTn Pin	OUTPUT	External Pullup
TEST_GPI02	Connected to I/O Expander to Communicate with SoC	OUTPUT	External Pullup
TEST_GPI03	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPI04	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

Off Page Connections

To Processor		15,21,29,30,31,32,33	SoC_I2C1_SCL	SoC_I2C1_SDA
		15,21,29,30,31,32,33	SoC_I2C1_SCL	SoC_I2C1_SDA
To Bootmode	20	BOOTMODE_I2C_SCL	BOOTMODE_I2C_SCL	BOOTMODE_I2C_SDA
Buffer	20	BOOTMODE_I2C_SDA	BOOTMODE_I2C_SDA	BOOTMODE_I2C_SDA
To Debounce Ckt	35	TEST_POR2n	TEST_POR2n	TEST_POWERSWn
To High Side SW	37	TEST_POWERSWn	TEST_POWERSWn	TEST_POWERSWn
To Debounce Ckt	35	TEST_WARMRES1n	TEST_WARMRES1n	TEST_WARMRES1n
To Debounce Ckt	35	TEST_WARMRES2n	TEST_WARMRES2n	TEST_WARMRES2n
To I/O Expander	33	TEST_GPIO2	TEST_GPIO2	TEST_GPIO2
To EN Boot Mode Buffer	33	TEST_GPIO3	TEST_GPIO3	TEST_GPIO3
To RST Boot Mode Buffer	20	TEST_GPIO4	TEST_GPIO4	TEST_GPIO4


BOOT MODE BUFFER & SWITCHES



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. MMC0 - eMMC
4. CPSW Ethernet Slave
5. USB Host
6. USB Device
7. UART
8. Ethernet

Off Page Connections



Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & SWITCHES


Size	Variant Name = PROC101B(002) TMSD243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 20 of 40

CURRENT MONITORING DEVICES


VDD_CORE




SoC_DVDD1V8




VDDAR_CORE




VDDA_1V8




SoC_DVDD3V3



VDD_DDR4



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_0V85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46



Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES


Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022

Sheet 21 of 40

Rev E2

USB Connector





VCC3V3_XDS

R202
4.7K

R203
4.7K

EMU0
EMU1




Title	XDS110 DEBUGGER
-------	-----------------




Size	Variant Name = PROC101B(002) TMD5243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 22 of 40


JTAG SoC SECTION




JTAG BUFFER




BUFFER XDS110




XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z






Placement of Buffers U37, U46, U56 and U98 to be changed to reduce Stub length of the JTAG signals. These buffers need to be placed closer to the cTI-20pin connector -J25



BUFFER 20 PIN JTAG



JTAG-DIR = H: A -> B
JTAG-DIR = L: B -> A
OE = H: output = Hi-Z



Off Page Connections

24	SEL_XDS110_INV	SEL_XDS110_INV
24	JTAG_EMU0	JTAG_EMU0
24	JTAG_EMU1	JTAG_EMU1
22	XDS110_TDI	XDS110_TDI
22	XDS110_TCK	XDS110_TCK
22	XDS110_TMS	XDS110_TMS
22	XDS110_TRST#	XDS110_TRST#
24	JTAG_TDI	JTAG_TDI
24	JTAG_TCK	JTAG_TCK
24	JTAG_TMS	JTAG_TMS
24	JTAG_TRST#	JTAG_TRST#
24	JTAG_TDO	JTAG_TDO
22	XDS110_EMU0	XDS110_EMU0
22	XDS110_EMU1	XDS110_EMU1

From XDS1100 Debugger


Designed for TI by Mistral Solutions Pvt Ltd




Title JTAG BUFFER

Size	Variant Name = PROC101B(002) TMS243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 23 of 40


MIPI 60 PIN CONNECTOR



JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER




Off Page Connections

From JTAG Buffer



From SoC GPMC



Designed for TI by Mistral Solutions Pvt Ltd





Title MIPI 60 PIN CONNECTOR

Size Variant Name = PROC101B(002) TMS243GPEVM


Date: Monday, August 22, 2022 Sheet 24 of 40

Rev E2



USB 2.0 INTERFACE



2X3 header to enable bulk capacitance on USB0_VBUS in host mode and to ground USB0_AB_ID pin, if a non standard cable is used



Micro USB 2.0 AB Connector



Designed for TI by Mistral Solutions Pvt Ltd



Title USB 2.0 INTERFACE

Size Variant Name = PROC101B(002) TMSD243GPEVM

Date: Monday, August 22, 2022 Sheet 25 of 40

Rev E2

SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	29
SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	29
SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	29
SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	29
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	34
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	34
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	34
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	34
SOC_MAIN_UART1_RX_3V3	SOC_MAIN_UART1_RX_3V3	29
SOC_MAIN_UART1_TX_3V3	SOC_MAIN_UART1_TX_3V3	29
SOC_MAIN_UART1_RTS_3V3	SOC_MAIN_UART1_RTS_3V3	29
SOC_MAIN_UART1_CTS_3V3	SOC_MAIN_UART1_CTS_3V3	29



TEXAS
INSTRUMENTS



Size	
------	--


Size	
------	--

C	Variant Name = PROC101B(002) TMDS243GPEVM
---	---

Date:	Monday, August 22, 2022	Sheet
-------	-------------------------	-------



GPMC

To Boot Mode Buffer ,
HSE & MIPI Conn



GPMC TO FSI & HSE CONNECTOR


FSI CONNECTOR



TS3A27518ERTWR Truth Table

EN#	IN1	IN2	NC1/2/3 TO COM1/2/3 & COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM1/2/3 & COM1/2/3 TO NC4/5/6	NO1/2/3 TO COM1/2/3 & COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM1/2/3 & COM1/2/3 TO NO4/5/6
H	X	X	OFF	OFF	OFF	OFF
L	L	L	ON	ON	OFF	OFF
L	H	L	OFF	ON	ON	OFF
L	L	H	ON	OFF	OFF	ON
L	H	H	OFF	OFF	ON	ON

0- Ohm Res MUX between HSE Connector and TRACE Functionality
 -For HSE Connector RA1, RA3, RA5, R393 & R390 Should be installed and RA2, RA4, RA6, R391 & R392 Should be DNI'd.
 -For TRACE RA2, RA4, RA6, R391 & R392 Should be installed and RA1, RA3, RA5, R393 & R390 Should be DNI'd.



Off Page Connections

From IO Expander	33	FSI_FET_SEL	FSI_FET_SEL
To HSE Connector	27	GPMC0_CSn1	GPMC0_CSn1
	27	GPMC0_CSn2	GPMC0_CSn2
	27	GPMC0_CSn3	GPMC0_CSn3
	27	GPMC0_DIR	GPMC0_DIR
From FSI mux	27	GPMC0_AD8	GPMC0_AD8
To HSE Connector	27	GPMC0_AD9	GPMC0_AD9
	27	GPMC0_AD10	GPMC0_AD10
	27	GPMC0_AD14	GPMC0_AD14
	27	GPMC0_AD15	GPMC0_AD15
	27	HSE_GPIO0_36	HSE_GPIO0_36

Designed for TI by Mistral Solutions Pvt Ltd



Title	GPMC
Size	Variant Name = PROC101B(002) TMSD243GPEVM
C	Rev E2
Date:	Monday, August 22, 2022
Sheet	28 of 40

[illegible]


x4 Lane PCIe Connector

Pinout Table:

Pin	Signal	Pin	Signal
A1	PCIE PRSNT1#	B1	+12V
A2	PCIE TCK	B2	+12V
A3	PCIE TDI	B3	+12V
A4	PCIE TDO	B4	GND
A5	PCIE TMS	B5	SoC I2C1_SCL
A6	PCIE RESETn	B6	SoC I2C1_SDA
A7	PCIE SERDES REFCLK0_P	B7	GND
A8	PCIE SERDES REFCLK0_N	B8	PCIE TRSTn
A9	SERDES RXP0	B9	3V3_AUX
A10	SERDES RXN0	B10	PCIE WAKEn
A11	GND	B11	PCIE CLKREQn
A12	REFCLK+	B12	SERDES TXP0
A13	REFCLK-	B13	SERDES TXN0
A14	GND	B14	PCIE PRSNT2#_1
A15	PERn0	B15	GND
A16	PERn1	B16	GND
A17	PERn2	B17	GND
A18	PERn3	B18	GND
A19	PERn4	B19	GND
A20	PERn5	B20	GND
A21	PERn6	B21	GND
A22	PERn7	B22	GND
A23	PERn8	B23	GND
A24	PERn9	B24	GND
A25	PERn10	B25	GND
A26	PERn11	B26	GND
A27	PERn12	B27	GND
A28	PERn13	B28	GND
A29	PERn14	B29	GND
A30	PERn15	B30	GND
A31	PERn16	B31	GND
A32	PERn17	B32	GND
A33	PERn18	B33	GND
A34	PERn19	B34	GND
A35	PERn20	B35	GND
A36	PERn21	B36	GND
A37	PERn22	B37	GND
A38	PERn23	B38	GND
A39	PERn24	B39	GND
A40	PERn25	B40	GND
A41	PERn26	B41	GND
A42	PERn27	B42	GND
A43	PERn28	B43	GND
A44	PERn29	B44	GND
A45	PERn30	B45	GND
A46	PERn31	B46	GND
A47	PERn32	B47	GND
A48	PERn33	B48	GND
A49	PERn34	B49	GND
A50	PERn35	B50	GND
A51	PERn36	B51	GND
A52	PERn37	B52	GND
A53	PERn38	B53	GND
A54	PERn39	B54	GND
A55	PERn40	B55	GND
A56	PERn41	B56	GND
A57	PERn42	B57	GND
A58	PERn43	B58	GND
A59	PERn44	B59	GND
A60	PERn45	B60	GND
A61	PERn46	B61	GND
A62	PERn47	B62	GND
A63	PERn48	B63	GND
A64	PERn49	B64	GND
A65	PERn50	B65	GND
A66	PERn51	B66	GND
A67	PERn52	B67	GND
A68	PERn53	B68	GND
A69	PERn54	B69	GND
A70	PERn55	B70	GND
A71	PERn56	B71	GND
A72	PERn57	B72	GND
A73	PERn58	B73	GND
A74	PERn59	B74	GND
A75	PERn60	B75	GND
A76	PERn61	B76	GND
A77	PERn62	B77	GND
A78	PERn63	B78	GND
A79	PERn64	B79	GND
A80	PERn65	B80	GND
A81	PERn66	B81	GND
A82	PERn67	B82	GND
A83	PERn68	B83	GND
A84	PERn69	B84	GND
A85	PERn70	B85	GND
A86	PERn71	B86	GND
A87	PERn72	B87	GND
A88	PERn73	B88	GND
A89	PERn74	B89	GND
A90	PERn75	B90	GND
A91	PERn76	B91	GND
A92	PERn77	B92	GND
A93	PERn78	B93	GND
A94	PERn79	B94	GND
A95	PERn80	B95	GND
A96	PERn81	B96	GND
A97	PERn82	B97	GND
A98	PERn83	B98	GND
A99	PERn84	B99	GND
A100	PERn85	B100	GND

Reset Circuit: VCC_3V3_SYS is connected to R424 (DNI) and R431 (10K_1%). R424 is connected to the input of SN74LVC1G08DBVR4 (U88). The output of U88 is connected to R437 (0E) and the PCIe_RESETn pin. R430 (10K) is connected between the input and output of U88.

Clock Selection: VCC_3V3_SYS is connected to R424 (DNI) and R431 (10K_1%). R424 is connected to the input of SN74LVC1G08DBVR4 (U88). The output of U88 is connected to R437 (0E) and the PCIe_RESETn pin. R430 (10K) is connected between the input and output of U88.




x4 Lane PCIe Connector

Pinout Table:

Pin	Signal	Pin	Signal
A1	PCIE PRSNT1#	B1	+12V
A2	PCIE TCK	B2	+12V
A3	PCIE TDI	B3	+12V
A4	PCIE TDO	B4	GND
A5	PCIE TMS	B5	SoC I2C1_SCL
A6	PCIE RESETn	B6	SoC I2C1_SDA
A7	PCIE SERDES REFCLK0_P	B7	GND
A8	PCIE SERDES REFCLK0_N	B8	PCIE TRSTn
A9	SERDES RXP0	B9	3V3_AUX
A10	SERDES RXN0	B10	PCIE WAKEn
A11	GND	B11	PCIE CLKREQn
A12	REFCLK+	B12	SERDES TXP0
A13	REFCLK-	B13	SERDES TXN0
A14	GND	B14	PCIE PRSNT2#_1
A15	PERn0	B15	GND
A16	PERn1	B16	GND
A17	PERn2	B17	GND
A18	PERn3	B18	GND
A19	PERn4	B19	GND
A20	PERn5	B20	GND
A21	PERn6	B21	GND
A22	PERn7	B22	GND
A23	PERn8	B23	GND
A24	PERn9	B24	GND
A25	PERn10	B25	GND
A26	PERn11	B26	GND
A27	PERn12	B27	GND
A28	PERn13	B28	GND
A29	PERn14	B29	GND
A30	PERn15	B30	GND
A31	PERn16	B31	GND
A32	PERn17	B32	GND
A33	PERn18	B33	GND
A34	PERn19	B34	GND
A35	PERn20	B35	GND
A36	PERn21	B36	GND
A37	PERn22	B37	GND
A38	PERn23	B38	GND
A39	PERn24	B39	GND
A40	PERn25	B40	GND
A41	PERn26	B41	GND
A42	PERn27	B42	GND
A43	PERn28	B43	GND
A44	PERn29	B44	GND
A45	PERn30	B45	GND
A46	PERn31	B46	GND
A47	PERn32	B47	GND
A48	PERn33	B48	GND
A49	PERn34	B49	GND
A50	PERn35	B50	GND
A51	PERn36	B51	GND
A52	PERn37	B52	GND
A53	PERn38	B53	GND
A54	PERn39	B54	GND
A55	PERn40	B55	GND
A56	PERn41	B56	GND
A57	PERn42	B57	GND
A58	PERn43	B58	GND
A59	PERn44	B59	GND
A60	PERn45	B60	GND
A61	PERn46	B61	GND
A62	PERn47	B62	GND
A63	PERn48	B63	GND
A64	PERn49	B64	GND
A65	PERn50	B65	GND
A66	PERn51	B66	GND
A67	PERn52	B67	GND
A68	PERn53	B68	GND
A69	PERn54	B69	GND
A70	PERn55	B70	GND
A71	PERn56	B71	GND
A72	PERn57	B72	GND
A73	PERn58	B73	GND
A74	PERn59	B74	GND
A75	PERn60	B75	GND
A76	PERn61	B76	GND
A77	PERn62	B77	GND
A78	PERn63	B78	GND
A79	PERn64	B79	GND
A80	PERn65	B80	GND
A81	PERn66	B81	GND
A82	PERn67	B82	GND
A83	PERn68	B83	GND
A84	PERn69	B84	GND
A85	PERn70	B85	GND
A86	PERn71	B86	GND
A87	PERn72	B87	GND
A88	PERn73	B88	GND
A89	PERn74	B89	GND
A90	PERn75	B90	GND
A91	PERn76	B91	GND
A92	PERn77	B92	GND
A93	PERn78	B93	GND
A94	PERn79	B94	GND
A95	PERn80	B95	GND
A96	PERn81	B96	GND
A97	PERn82	B97	GND
A98	PERn83	B98	GND
A99	PERn84	B99	GND
A100	PERn85	B100	GND

Reset Circuit: VCC_3V3_SYS is connected to R424 (DNI) and R431 (10K_1%). R424 is connected to the input of SN74LVC1G08DBVR4 (U88). The output of U88 is connected to R437 (0E) and the PCIe_RESETn pin. R430 (10K) is connected between the input and output of U88.

Clock Selection: VCC_3V3_SYS is connected to R424 (DNI) and R431 (10K_1%). R424 is connected to the input of SN74LVC1G08DBVR4 (U88). The output of U88 is connected to R437 (0E) and the PCIe_RESETn pin. R430 (10K) is connected between the input and output of U88.



x4 Lane PCIe Connector

Pin List:

Pin	Signal	Pin	Signal
A1	PRSNT1#	B1	+12V
A2	+12V	B2	+12V
A3	+12V	B3	+12V
A4	GND	B4	GND
A5	JTAG2	B5	SoC I2C1_SCL
A6	JTAG3	B6	SoC I2C1_SDA
A7	JTAG4	B7	GND
A8	JTAG5	B8	PCIE TRSTn
A9	+3.3V	B9	3V3_AUX
A10	+3.3V	B10	PCIE WAKEn
A11	PERST#	B11	PCIE CLKREQn
A12	GND	B12	GND
A13	REFCLK+	B13	SERDES TXP0
A14	REFCLK-	B14	SERDES TXN0
A15	GND	B15	GND
A16	SERDES RXP0	B16	PCIE PRSNT2#_1
A17	SERDES RXN0	B17	GND
A18	GND	B18	GND
A19	RSVD1	B19	RSVD1
A20	PERn1	B20	PETn1
A21	PERn1	B21	GND
A22	GND	B22	GND
A23	PERn2	B23	PETn2
A24	PERn2	B24	GND
A25	GND	B25	GND
A26	PERn3	B26	PETn3
A27	PERn3	B27	GND
A28	GND	B28	GND
A29	RSVD3	B29	PETn3
A30	RSVD3	B30	GND
A31	GND	B31	GND
A32	RSVD2	B32	GND

Reset Circuit: VCC_3V3_SYS is connected to the input of the SN74LVC1G08DBVR4 inverter through a pull-up resistor R424. The output of the inverter, PCIE_RESET_OUTn, is connected to the reset pin of the device. A decoupling capacitor C426 is connected between VCC_3V3_SYS and GND.

Clock Selection: VCC_3V3_SYS is connected to the clock pin of the U23M device through a pull-up resistor R424. The output of the clock selection circuit, CLKGEN_REFCLKIN, is connected to the clock pin of the device. A decoupling capacitor C426 is connected between VCC_3V3_SYS and GND.


RC OR EP MODE SELECTION: VCC_3V3_SYS is connected to the mode selection pin of the J34 HDR_1X3 connector through a pull-up resistor R431. The output of the mode selection circuit, PCIE_RESET_OUTn, is connected to the mode selection pin of the device. A decoupling capacitor C426 is connected between VCC_3V3_SYS and GND.

Off Page Connections:


- PCIE_MCU_PORz to PCIE_MCU_PORz 34
- GPIO_PCIE_RST_OUT to GPIO_PCIE_RST_OUT 33
- RESETSTATz to RESETSTATz 13,14,20,31,33,34
- SoC I2C1_SCL to SoC I2C1_SCL 15,19,21,29,31,32,33
- SoC I2C1_SDA to SoC I2C1_SDA 15,19,21,29,31,32,33

Designed for TI by Mistral Solutions Pvt Ltd


Title	
PCIE INTERFACE	
Size	Rev
C	E2
Date:	Monday, August 22, 2022
Sheet	30 of 40



ETHERNET PHY CLOCK BUFFER



From SoC CLKOUT0 $\ll$ CLKOUT0 29




Title	ETHERNET PHY & PCIe CLOCK GENERATOR
-------	-------------------------------------




Size	Variant Name = PROC101B(002) TMDS243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 31 of 40

ETHERNET LED's



ADC CONNECTOR



Off Page Connections


SoC_I2C1_SCL	15,19,21,29,30,31,33
SoC_I2C1_SDA	15,19,21,29,30,31,33

Designed for TI by Mistral Solutions Pvt Ltd






Title			ETHERNET LED's
Size	Variant Name = PROC101B(002) TMD5243GPEVM		Rev
C			E2
Date:	Monday, August 22, 2022	Sheet	32 of 40

MCU WARM RESET




pull-down resistor on PORz_OUT is provided to keep the signal low until the processor is released from reset during the power-up sequence





MCU_PORZ	MCU_PORZ	27
MCU_RESEZT	MCU_RESEZT	27,35
MCU_RESEZTATZ	MCU_RESEZTATZ	27
MCU_SAFETY_ERRORZ_3V3	MCU_SAFETY_ERRORZ_3V3	33
MCU_SAFETY_ERRORZ_1V8	MCU_SAFETY_ERRORZ_1V8	33
PORZ_OUT	PORZ_OUT	13,16,17,18,20
PRG1_RGMII_INtN	PRG1_RGMII_INtN	16,17,18
TEST_LED2	TEST_LED2	14
MCU_GPIO0_8	MCU_GPIO0_8	35
SoC_CLKIN	SoC_CLKIN	31
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	26
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	26
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	26
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	26

Size	Variant Name = PROC101B(002) TMD5243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 34 of 40

SoC POR_RST




SoC WARM_RST





VOLTAGE SUPERVISOR

Core Voltage Monitor (VDDAR_CORE/VDD_CORE)




CORE VOLTAGE	RES TO BE PLACED
0.75V	R1 = 4.3K
0.80V	R2 = 5.23K
0.85V	R2 = 6.34K

5V OUTPUT MONITOR (VCC_5V0)



DEBOUNCE CIRCUIT



Off Page Connections

To Processor	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG	37,39
	SoC_WARM_RESETz	SoC_WARM_RESETz	34
	GPIO1_43_INTn	GPIO1_43_INTn	29
	MCU_RESETz	MCU_RESETz	27,34
	MCU_GPIO0_6	MCU_GPIO0_6	34

Designed for TI by Mistral Solutions Pvt Ltd



Title DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR


Size Variant Name = PROC101B(002) TMS243GPEVM

Date: Monday, August 22, 2022


Sheet 35 of 40

Rev E2

MAIN INPUT 12V DC



POWER INDICATION LED'S



Ground test points



Off Page Connections

VCC_CORE_PG	VCC_CORE_PG	37,38
VDD_0V85_PG	VDD_0V85_PG	38
VCC1V2_PG	VCC1V2_PG	38
VCC1V1_PG	VCC1V1_PG	39
VDD1V8_PG	VDD1V8_PG	38
VCC2V5_PG	VCC2V5_PG	39

Designed for TI by Mistral Solutions Pvt Ltd



Title MAIN 12V POWERSUPPLY

Size Variant Name = PROC101B(002) TMD5243GPEVM


Date: Monday, August 22, 2022

Sheet 36 of 40


Rev E2

VCC3V3_SYS & VCC_5V0 POWER SUPPLY

5V, 3A and 3.3V, 7A Dual SUPPLY



PREREG 3.3V, 3.0AMPS SUPPLY




Designed for TI by Mistral Solutions Pvt Ltd




Title		DUAL & PREREG REGULATOR	
Size	Variant Name = PROC101B(002) TMSD243GPEVM	Rev	
C		E2	
Date:	Monday, August 22, 2022	Sheet	37 of 40

SoC POWER SUPPLY


1.8V IO, 3.0AMPS SUPPLY




1.2V, 2.0AMPS SUPPLY



1.8V VPP, 0.15AMPS SUPPLY




1.8V Analog , 1AMPS SUPPLY




Off Page Connections

36,37	VCC_CORE_PG	VCC_CORE_PG
36	VDD_0V85_PG	VDD_0V85_PG
36	VCC1V2_PG	VCC1V2_PG
36	VDD1V8_PG	VDD1V8_PG
36	VPP_LDO_EN	VPP_LDO_EN
35,37,39	VIN_MON_POR2_3V3_PG	VIN_MON_POR2_3V3_PG
37,39	VCC3V3_SYS_PG	VCC3V3_SYS_PG



0.75 / 0.8 / 0.85V, 3.0AMPS SUPPLY



0.85 V, 1.5AMPS SUPPLY



0.85V Voltage Monitor for Power Down Sequence



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC POWER SUPPLY

Size Variant Name = PROC101B(002) TMSD243GPEVM


Date: Monday, August 22, 2022

Sheet 38 of 40


Rev E2

PERIPHERAL POWER SUPPLY


TEST AUTOMATION BOARD POWER




VTT SUPPLY FOR DDR4




2.5V, 2.0AMPS SUPPLY




1.1V ETHERNET PHY POWER SUPPLY




1.0V ETHERNET PHY POWER SUPPLY



2.5V, .5 AMPS SUPPLY



2.8V , 0.15AMPS SUPPLY



Off Page Connections

33	DDR_VTT_EN_3V3	DDR_VTT_EN_3V3
36	VCC2V5_PG	VCC2V5_PG
37	VCC1V1_PG	VCC1V1_PG
37.38	VCC3V3_SYS_PG	VCC3V3_SYS_PG
35,37	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY

Size Variant Name = PROC101B(002) TMSD243GPEVM

Date: Monday, August 22, 2022

Sheet 39 of 40


Rev E2

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


STANDOFFS



SCREWS




JUMPERS



WASHER's



RUBBER FEET



FIDUCIALS



TI EVM FLYERS



Socket & Processor as Accessories



BARE PCB



LABELS

ORDERABLE PART NO

Board Serial No.




Assembly Revision



Orderable part number

Variant	Label Text
001	TMDS64GPEVM
002	TMDS243GPEVM
003	
004	

LOGOs



Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size	Variant Name = PROC101B(002) TMDS243GPEVM	Rev
C		E2
Date:	Monday, August 22, 2022	Sheet 40 of 40