

# AM64x/AM243x EVM BOARD PROC101D

## TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC POWER
10	SOC POWER CAPS
11	SOC VSS
12	DDR INTERFACE
13	eMMC FLASH AND SDCARD INTERFACE
14	OSPI FLASH
15	EEPROM, PRESENCE DETECTION & TEMP SENSOR
16	CPSW RGMII_1 ETHERNET PHY
17	ICSSG RGMII_2 ETHERNET PHY
18	ICSSG RGMII_1 ETHERNET PHY
19	TEST AUTOMATION
20	BOOT MODE BUFFER & SWITCHES
21	CURRENT MONITORING DEVICES
22	XDS110 DEBUGGER
23	JTAG BUFFER
24	MIPI 60 PIN CONNECTOR
25	USB 2.0 INTERFACE
26	FT4232 UART TO USB BRIDGE
27	HSE BOARD CONNECTOR
28	GPMC & FSI CONNECTOR
29	CAN & DISPLAY INTERFACE
30	PCIe INTERFACE
31	ETHERNET PHY & PCIe CLOCK GENERATOR
32	ETHERNET LEDs
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL & SAFETY CONNECTOR

PAGE	CONTENTS
35	DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR
36	MAIN INPUT 12V DC
37	DUAL & PRE_REG POWER SUPPLY
38	SoC POWER SUPPLY
39	PERIPHERAL POWER SUPPLY
40	HARDWARE SCHEMATICS

REV	D
VER	0.1

## REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	08th Jan 2024	Drafted from "PROC101D_SCH" document. Added OSPI RAM(U107) and TS3DDR3812 switch(U106). DDR_VTT_EN_3V3 is driven from the Pin P22 of the IO expander(U91) instead from the SOC(U23)	Mistral Design Team	AJIT MB	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Variant Name - PROC101D(005) TMDS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 2 of 40

# BLOCK DIAGRAM\_AM64x\_EVM




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM\_CP BOARD

Size	Variant Name - PROC1010(005) TMS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 3 of 40

# BLOCK DIAGRAM\_XDS110



Designed for TI by Mistral Solutions Pvt Ltd




Title BLOCK DIAGRAM\_XDS110

Size	Variant Name - PROC1010(005) TMDS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 4 of 40



# POWER FLOW DIAGRAM



CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE, VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED




Designed for TI by Mistral Solutions Pvt Ltd



Title POWER FLOW DIAGRAM

Size		Rev
C	Variant Name - PROC1010(005) TMD3243EVM	D
Date:	Monday, January 08, 2024	Sheet 5 of 40

# POWER SEQUENCE



## GPIO MAPPING TABLE

S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVESTATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPI_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1 Interrupt			Interrupt			INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2 Interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PCl_e_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card loadswitch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPI_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPI0_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESETn	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_1DO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH


Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE

Size		Rev
C	Variant Name - PROC1010(005) TMD5243EVM	D
Date:	Monday, January 08, 2024	Sheet 7 of 40

# I2C TREE



Designed for TI by Mistral Solutions Pvt Ltd




Title I2C TREE

Size	Variant Name - PROC1010(005) TMD5243EVM	Rev
C		D


Date: Monday, January 08, 2024 Sheet 8 of 40

# SoC POWER




Note:  
Mount R699 and DNI R698 when SR2.0 Device is used  
Mount R698 and DNI R699 when SR1.0 Device is used


## 1.8V Analog SUPPLY



## 1.8V Analog SUPPLY



## CORE SUPPLY



CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE, VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED


Designed for TI by Mistral Solutions Pvt Ltd




Title: SOC POWER

Size	Variant Name - PROC1010(005) TMS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 9 of 40


# SoC POWER Decaps








Place one 0.1uF cap near each Pin






To place after current sense resistor on VDD\_CORE plane



Place one 0.1uF cap near each Pin





Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin

## Core & Array Core Supply Kelvin Sensing



Designed for TI by Mistral Solutions Pvt Ltd




Title SOC POWER CAPS

Size	Variant Name - PROC1010(005) TMDS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 10 of 40

## SoC POWER - VSS

CAD Note:  
Place CAP C541  
between pins  
J15 and J16



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC VSS



Size	Variant Name - PROC1010(005) TMDS243EVM	Rev
C		D

Date: Monday, January 08, 2024 Sheet 11 of 40









# eMMC FLASH



## eMMC FLASH RESET



# SD CARD INTERFACE



### Off Page Connections


From 4	33	IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO
To IO Expander	33	GPIO_eMMC_RSTn	GPIO_eMMC_RSTn
	33	MMC1_SD_EN	MMC1_SD_EN

Designed for TI by Mistral Solutions Pvt Ltd




Title		eMMC FLASH_SDCARD INTERFACE	
Size		Rev	
C	Variant Name - PROC1010(005) TMD5243EVM	D	
Date:	Monday, January 08, 2024	Sheet	13 of 40

# OSPI FLASH




To Route DQS to LBCLK0	To Route DQS to SOC's DQS
Mount R591 & R600 DNI R601 & R592	Mount R601 & R592 DNI R591 & R600

# SOC OSPI INTERFACE




# OSPI RAM



OSPI_SW_SEL	OSPI SWITCH (Pin A0-A11) connected to
LOW	OSPI FLASH (U40)
HIGH	OSPI RAM (U107)

# OSPI FLASH RESET



Off Page Connections

OSPI\_SW\_SEL << OSPI\_SW\_SEL 33

Designed for TI by Mistral Solutions Pvt Ltd



Title OSPI


Size	Rev
C	D

Variant Name - PROC1010(005) TMD5243EVM


Date: Wednesday, January 10, 2024

Sheet 14 of 40


## TEMPERATURE SENSOR




## BOARD ID EEPROM



## BOARD PRESENCE DETECT CIRCUIT



### Off Page Connections








Designed for TI by Mistral Solutions Pvt Ltd




Title: EEPROM/PRESENCE DETECTION & TEMP SENSOR


Size	Variant Name - PROC1010(005) TMD2S243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 15 of 40



### CPSW\_ETHERNET PHY- 1 SPEED & ACTIVITY LED 'S DRIVERS



### CPSW RGMII 1 ETHERNET PHY SIGNALS & HSE CON SIGNALS



### TS3DDR3812RUAR Truth Table

EN	SEL1	SEL2	FUNCTION
L	X	X	A0 to A11, B0 to B11, and C0 to C11 are Hi-Z
H	L	L	A0 to A5 = B0 to B5 and A6 to A11 = B6 to B11
H	L	H	A0 to A5 = B0 to B5 and A6 to A11 = C6 to C11
H	H	L	A0 to A5 = C0 to C5 and A6 to A11 = B6 to B11
H	H	H	A0 to A5 = C0 to C5 and A6 to A11 = C6 to C11

### Off Page Connections

From Processor	27	PRG0_PRU1_GPO7/CPSW_RGMII_RDO	PRG0_PRU1_GPO7/CPSW_RGMII_RDO
From Processor	27	PRG0_PRU1_GPO8/CPSW_RGMII_RDI	PRG0_PRU1_GPO8/CPSW_RGMII_RDI
From Processor	27	PRG0_PRU1_GPO10/CPSW_RGMII_RD0	PRG0_PRU1_GPO10/CPSW_RGMII_RD0
From Processor	27	PRG0_PRU1_GPO11/CPSW_RGMII_RD1	PRG0_PRU1_GPO11/CPSW_RGMII_RD1
From Processor	27	PRG0_PRU0_GPO3/CPSW_RGMII_RX_CTL	PRG0_PRU0_GPO3/CPSW_RGMII_RX_CTL
From Processor	27	PRG0_PRU0_GPO10/CPSW_RGMII_RXC	PRG0_PRU0_GPO10/CPSW_RGMII_RXC
From Processor	27	CPSW_RGMII_TDO	CPSW_RGMII_TDO
From Processor	27	CPSW_RGMII_TDI	CPSW_RGMII_TDI
From Processor	27	CPSW_RGMII_TD0	CPSW_RGMII_TD0
From Processor	27	CPSW_RGMII_TD1	CPSW_RGMII_TD1
From Processor	27	CPSW_RGMII_TX_CTL	CPSW_RGMII_TX_CTL
From Processor	27	CPSW_RGMII_TXC	CPSW_RGMII_TXC
From Processor	13,17,18,20,34	POR2_OUT	PRG1_RGMII_INTn
From Processor	17,18,34	PRG1_RGMII_INTn	PRG1_RGMII_INTn
From IO Expander	16,33	GPIO_CPSW1_RST	GPIO_CPSW1_RST
From Clock Buffer	31	CPSW_FET_SEL	CPSW_FET_SEL
To HSE Connector	27	HSE_PRG0_PRU1_GPO7	HSE_PRG0_PRU1_GPO7
To HSE Connector	27	HSE_PRG0_PRU1_GPO8	HSE_PRG0_PRU1_GPO8
To HSE Connector	27	HSE_PRG0_PRU1_GPO10	HSE_PRG0_PRU1_GPO10
To HSE Connector	27	HSE_PRG0_PRU1_GPO11	HSE_PRG0_PRU1_GPO11
To HSE Connector	27	HSE_PRG0_PRU0_GPO3	HSE_PRG0_PRU0_GPO3
To HSE Connector	27	HSE_PRG0_PRU0_GPO10	HSE_PRG0_PRU0_GPO10
From Processor	17,27	CPSW_RGMII_MDIO	CPSW_RGMII_MDIO
From Processor	17,27	CPSW_RGMII_MDC	CPSW_RGMII_MDC

Designed for TI by Mistral Solutions Pvt Ltd




Title		CPSW RGMII_1 ETHERNET PHY	
Size	C	Variant Name	PROC101D(005) TMD5243EVM
Date	Monday, January 08, 2024	Rev	D
		Sheet	16 of 40


## ICSSG1 - RGMII 2

## Dual RJ45 CON With Integrated Magnetics

### Decaps




### STRAPPING RESISTORS



PHY ADDRESS = 00011  
 Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X  
 RGMII to Copper (1000BaseT/100Base-Tx/10Base-T)


### PRG1 MDC/MDIO FET SWITCH






TMUX154EDGSR Truth Table

SEL	EN	FUNCTION
X	H	Disconnect
L	L	A = A0 B = B0
H	L	A = A1 B = B1

### PRG1 ETH2 RESET



### PRG1\_ETHERNET - 2 SPEED & ACTIVITY LED'S DRIVERS



Off Page Connections			
<b>To Processor</b>	16,18,34	PRG1_RGMII_INTn	PRG1_RGMII_INTn
	27	PRG1_RGMII_RD0	PRG1_RGMII_RD0
	27	PRG1_RGMII_RD1	PRG1_RGMII_RD1
	27	PRG1_RGMII_RD2	PRG1_RGMII_RD2
	27	PRG1_RGMII_RD3	PRG1_RGMII_RD3
	27	PRG1_RGMII_RXC	PRG1_RGMII_RXC
	27	PRG1_RGMII_RX_CTL	PRG1_RGMII_RX_CTL
	27	PRG1_ETH2_LED_LINK	PRG1_ETH2_LED_LINK
	27	PRG1_ETH2_LED_1000/RX_ER	PRG1_ETH2_LED_1000/RX_ER
<b>From Processor</b>	27	PRG1_RGMII_TD0	PRG1_RGMII_TD0
	27	PRG1_RGMII_TD1	PRG1_RGMII_TD1
	27	PRG1_RGMII_TD2	PRG1_RGMII_TD2
	27	PRG1_RGMII_TD3	PRG1_RGMII_TD3
	27	PRG1_RGMII_TXC	PRG1_RGMII_TXC
	27	PRG1_RGMII_TX_CTL	PRG1_RGMII_TX_CTL
	13,16,18,20,34	PORz_OUT	PORz_OUT
	18,27	PRG1_MDIO_MDIO	PRG1_MDIO_MDIO
	18,27	PRG1_MDC_MDC	PRG1_MDC_MDC
<b>From CPWSW SW</b>	18,27	CPWSW_RGMII_MDIO	CPWSW_RGMII_MDIO
	18,27	CPWSW_RGMII_MDC	CPWSW_RGMII_MDC
<b>From IO Expander</b>	17,33	GPIO_RGMII_RST	GPIO_RGMII_RST
	33	PRG1_RGMII_FET_SEL	PRG1_RGMII_FET_SEL
<b>From Clock Buffer</b>	31	PRG1_RGMII_ETH2_CLK	PRG1_RGMII_ETH2_CLK


Designed for TI by Mistral Solutions Pvt Ltd




Title	ICSSG1 RGMII 2 ETHERNET PHY	
Size	Variant Name - PROC101D(005) TMDSS43EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 17 of 40

### ICSSG1 - RGMII 1



### Dual RJ45 CON With Integrated Magnetics




### STRAPPING RESISTORS




PHY ADDRESS = 01111  
 Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X  
 RGMII to Copper (1000BaseT/100Base-TX/10Base-Te)



### PRG1\_ETH2 RESET



### PRG1\_ETHERNET - 3 SPEED & ACTIVITY LED'S DRIVERS



### Off Page Connections

Source	Pin	Signal	Destination
To Processor	16,17,34	PRG1_RGMII_INTn	PRG1_RGMII_INTn
	27	PRG1_RGMII_RD0	PRG1_RGMII_RD0
	27	PRG1_RGMII_RD1	PRG1_RGMII_RD1
	27	PRG1_RGMII_RD2	PRG1_RGMII_RD2
	27	PRG1_RGMII_RD3	PRG1_RGMII_RD3
	27	PRG1_RGMII_RXC	PRG1_RGMII_RXC
	27	PRG1_RGMII_RX_CTL	PRG1_RGMII_RX_CTL
13,16,17,20,34	PORZ_OUT	PORZ_OUT	
	PRG1_ETH3_LED_LINK PRG1_ETH3_LED_1000RX_ER	PRG1_ETH3_LED_LINK PRG1_ETH3_LED_1000RX_ER	
From Processor	27	PRG1_RGMII_TD0	PRG1_RGMII_TD0
	27	PRG1_RGMII_TD1	PRG1_RGMII_TD1
	27	PRG1_RGMII_TD2	PRG1_RGMII_TD2
	27	PRG1_RGMII_TD3	PRG1_RGMII_TD3
	27	PRG1_RGMII_TXC	PRG1_RGMII_TXC
From Processor (MDC & MDIO pins are common to both ICSSG PHY, this to be verified)	17,27	PRG1_MDIO_MDC	PRG1_MDIO_MDC
	17,27	PRG1_MDIO_MDC	PRG1_MDIO_MDC
From IO Expander	18,33	GPIO_RGMII_RST	GPIO_RGMII_RST
From Clock Buffer	31	PRG1_RGMII_ETH3_CLK	PRG1_RGMII_ETH3_CLK

Designed for TI by Mistral Solutions Pvt Ltd




Title ICSSG2 RGMII\_1 ETHERNET PHY

Size	Rev
C	D

Variant Name - PROC1010(005) TMDSD243EVM  
 Date: Monday, January 08, 2024 Sheet 18 of 40


# TEST AUTOMATION

## 40-PIN AUTOMATION HEADER



### TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on GPIO0_13_INIn Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to I/O Expander to Communicate with SoC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup




Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION

Size	Variant Name - PROC1010(005) TMD5243EVM	Rev	D
C		Date:	Monday, January 08, 2024
		Sheet	19 of 40


# BOOT MODE BUFFER & SWITCHES



19 TEST\_GPI03 >>> TEST\_GPI03  
19 TEST\_GPI04 >>> TEST\_GPI04

13,14,30,31,33,34 RESESTATz >>> RESESTATz

- | BOOT MODES SUPPORTED |                     |
|----------------------|---------------------|
| 1.                   | OSPI                |
| 2.                   | MMC1 - SD CARD      |
| 3.                   | MMC0 - eMMC         |
| 4.                   | CPSW Ethernet Slave |
| 5.                   | USB Host            |
| 6.                   | USB Device          |
| 7.                   | UART                |
| 8.                   | Ethernet            |




Off Page Connections		
From Processor	28 BOOTMODE0	>>> BOOTMODE0
	28 BOOTMODE1	>>> BOOTMODE1
	28 BOOTMODE2	>>> BOOTMODE2
	28 BOOTMODE3	>>> BOOTMODE3
	28 BOOTMODE4	>>> BOOTMODE4
	28 BOOTMODE5	>>> BOOTMODE5
	28 BOOTMODE6	>>> BOOTMODE6
	28 BOOTMODE7	>>> BOOTMODE7
	28 BOOTMODE8	>>> BOOTMODE8
	28 BOOTMODE9	>>> BOOTMODE9
	28 BOOTMODE10	>>> BOOTMODE10
	28 BOOTMODE11	>>> BOOTMODE11
	28 BOOTMODE12	>>> BOOTMODE12
	28 BOOTMODE13	>>> BOOTMODE13
	28 BOOTMODE14	>>> BOOTMODE14
	28 BOOTMODE15	>>> BOOTMODE15
	13,16,17,18,34 PORZ_OUT	>>> PORZ_OUT
From Test Automation Header	19 BOOTMODE_IC_SCL	>>> BOOTMODE_IC_SCL
	19 BOOTMODE_IC_SDA	>>> BOOTMODE_IC_SDA




# CURRENT MONITORING DEVICES


## VDD\_CORE



I2C ADDRESS: 0x40




## SoC\_DVDD1V8




I2C ADDRESS: 0x4B

## VDDAR\_CORE




I2C ADDRESS: 0x41

## VDDA\_1V8




I2C ADDRESS: 0x4E

## SoC\_DVDD3V3




I2C ADDRESS: 0x4C



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_0V85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46

## VDD\_DDR4



I2C ADDRESS: 0x46



Designed for TI by Mistral Solutions Pvt Ltd




Title CURRENT MONITORING DEVICES

Size	Rev
C	D
Variant Name - PROC1010(005) TMD3243EVM	
Date: Monday, January 08, 2024	Sheet 21 of 40


# XDS110 POWER



# XDS110 DEBUGGER



This will indicate the unique ID of the Debugger




Designed for TI by Mistral Solutions Pvt Ltd




Title		XDS110 DEBUGGER	
Size	Variant Name - PROC1010(005) TMS243EVM	Rev	D
Date:	Monday, January 08, 2024	Sheet	22 of 40


### JTAG SoC SECTION



### JTAG BUFFER




### BUFFER 20 PIN JTAG





JTAG-DIR = H: A -> B  
 JTAG\_DIR = L: B -> A  
 OE = H: output = Hi-Z

### BUFFER XDS110



XDS110\_DIR = H: A -> B  
 XDS110\_DIR = L: B -> A  
 OE = H: output = Hi-Z

Placement of Buffers U37,U46,U56 and U98 to be changed to reduce Stub length of the JTAG signals. These buffers need to be placed closer to the cTI-20pin connector -J25



### Off Page Connections

From XDS110 Debugger	Off Page Connections
24	SEL_XDS110_INV
24	JTAG_EMU0
24	JTAG_EMU1
22	XDS110_TDI
22	XDS110_TCK
22	XDS110_TMS
22	XDS110_TRST#
34	JTAG_TDI
34	JTAG_TCK
34	JTAG_TMS
34	JTAG_TRST#
24	JTAG_TDO
22	XDS110_EMU0
22	XDS110_EMU1

Designed for TI by Mistral Solutions Pvt Ltd





Title JTAG BUFFER

Size	Variant Name - PROC1010(005) TMD5243EVM	Rev
C		D


Date: Monday, January 08, 2024 Sheet 23 of 40

# MIPI 60 PIN CONNECTOR

# JTAG 20 PIN cTI CONNECTOR



## JTAG CLOCK BUFFER



## Off Page Connections

### From JTAG Buffer

23	SEL_XDS10_INV	SEL_XDS10_INV
23	JTAG_TDO	JTAG_TDO
23	JTAG_EMU0	JTAG_EMU0
23	JTAG_EMU1	JTAG_TDI
23	JTAG_TDI	JTAG_TCK
23	JTAG_TMS	JTAG_TMS
23	JTAG_TRST#	JTAG_TRST#
35	JTAG_EMU_RSTn	JTAG_EMU_RSTn

### From SoC GPMC

28	MIPI_TRC_DAT05	MIPI_TRC_DAT05
28	MIPI_TRC_DAT04	MIPI_TRC_DAT04
28	MIPI_TRC_DAT03	MIPI_TRC_DAT03
28	MIPI_TRC_DAT02	MIPI_TRC_DAT02
28	MIPI_TRC_DAT01	MIPI_TRC_DAT01
28	MIPI_TRC_DAT00	MIPI_TRC_DAT00
28	MIPI_TRC_CTL	MIPI_TRC_CTL
28	MIPI_TRC_CLK	MIPI_TRC_CLK
28	MIPI_TRC_DAT11	MIPI_TRC_DAT11
28	MIPI_TRC_DAT10	MIPI_TRC_DAT10
28	MIPI_TRC_DAT09	MIPI_TRC_DAT09
28	MIPI_TRC_DAT08	MIPI_TRC_DAT08
28	MIPI_TRC_DAT07	MIPI_TRC_DAT07
28	MIPI_TRC_DAT06	MIPI_TRC_DAT06
28	MIPI_TRC_DAT05	MIPI_TRC_DAT05
28	MIPI_TRC_DAT21	MIPI_TRC_DAT21
28	MIPI_TRC_DAT20	MIPI_TRC_DAT20
28	MIPI_TRC_DAT19	MIPI_TRC_DAT19
28	MIPI_TRC_DAT18	MIPI_TRC_DAT18
28	MIPI_TRC_DAT17	MIPI_TRC_DAT17
28	MIPI_TRC_DAT16	MIPI_TRC_DAT16
28	MIPI_TRC_DAT15	MIPI_TRC_DAT15
28	MIPI_TRC_DAT14	MIPI_TRC_DAT14
28	MIPI_TRC_DAT23	MIPI_TRC_DAT23
28	MIPI_TRC_DAT22	MIPI_TRC_DAT22



Designed for TI by Mistral Solutions Pvt Ltd




Title: MIPI60 PIN CONNECTOR

Size		Rev
C	Variant Name - PROC1010(005) TMDSD243EVM	D
Date:	Monday, January 08, 2024	Sheet 24 of 40



# USB 2.0 INTERFACE



2x3 header to enable bulk capacitance on USB0\_VBUS in host mode and to ground USB0\_AB\_ID pin, if a non-standard cable is used.



## Micro USB 2.0 AB Connector




Designed for TI by Mistral Solutions Pvt Ltd




Title USB 2.0 INTERFACE

Size	Rev
C	D
Date: Monday, January 08, 2024	
Sheet 25	of 40


### USB Micro B




### FT4232: 5V to 3.3V@500mA LDO




### FT4232 UART



### FT4232 LEVEL TRANSLATOR



### EEPROM



### Off Page Connections


SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	29
SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	29
SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	29
SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	29
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	34
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	34
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	34
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	34
SOC_MAIN_UART1_RX_3V3	SOC_MAIN_UART1_RX_3V3	29
SOC_MAIN_UART1_TX_3V3	SOC_MAIN_UART1_TX_3V3	29
SOC_MAIN_UART1_RTS_3V3	SOC_MAIN_UART1_RTS_3V3	29
SOC_MAIN_UART1_CTS_3V3	SOC_MAIN_UART1_CTS_3V3	29

Designed for TI by Mistral Solutions Pvt Ltd




Title FT4232 UART TO USB BRIDGE


Size	Variant Name - PROC1010(005) TMDSD243EVM	Rev	D
C	Date: Monday, January 08, 2024	Sheet	26 of 40



### PRG0 & PRG1




### SYNC TP




### Off Page Connections

<b>To Presence Detect Buffer</b>	15	HSE_DETECT	HSE_DETECT
<b>From Processor GPMC</b>	28	GPMC0_CS#1	GPMC0_CS#1
	28	GPMC0_CS#2	GPMC0_CS#2
	28	GPMC0_CS#3	GPMC0_CS#3
	28	GPMC0_DR1	GPMC0_DR1
<b>From FSI mux</b>	28	GPMC0_A#B	GPMC0_A#B
	28	GPMC0_A#D	GPMC0_A#D
	28	GPMC0_A#10	GPMC0_A#10
	28	GPMC0_A#14	GPMC0_A#14
	28	GPMC0_A#15	HSE_UPC0_36
	28	HSE_UPC0_38	HSE_UPC0_38
<b>From Processor GPMC resistor muxed with MII</b>	28	GPMC0_A#1	GPMC0_A#1
	28	GPMC0_A#2	GPMC0_A#2
	28	GPMC0_A#3	GPMC0_A#3
	28	GPMC0_A#4	GPMC0_A#4
	28	GPMC0_A#5	GPMC0_A#5
	28	GPMC0_A#6	GPMC0_A#6
	28	GPMC0_A#7	GPMC0_A#7
	28	GPMC0_A#11	GPMC0_A#11
	28	GPMC0_A#12	GPMC0_A#12
	28	GPMC0_A#13	GPMC0_A#13
	28	HSE_UPC0_33	HSE_UPC0_33
	28	HSE_UPC0_34	HSE_UPC0_34
	28	HSE_UPC0_35	HSE_UPC0_35
	28	HSE_UPC0_36	HSE_UPC0_36
	28	HSE_UPC0_37	HSE_UPC0_37
	28	HSE_UPC0_38	HSE_UPC0_38
	28	HSE_UPC0_39	HSE_UPC0_39
	28	HSE_UPC0_41	HSE_UPC0_41
<b>From Processor</b>	34	MCU_POR#2	MCU_POR#2
	34,35	MCU_RESET#2	MCU_RESET#2
	34	MCU_RESET#1	MCU_RESET#1
	29	HSE_MCAN0_RXUART4_TXD	HSE_MCAN0_RXUART4_TXD
	29	HSE_MCAN0_RXUART4_RXD	HSE_MCAN0_RXUART4_RXD
	29	HSE_MCAN1_RXDC3_SDA	HSE_MCAN1_RXDC3_SDA
	29	HSE_MCAN1_TXDC3_SCL	HSE_MCAN1_TXDC3_SCL
	29	SOC_SPH_CLK	SOC_SPH_CLK
	29	SOC_SPH_MISO	SOC_SPH_MISO
	29	SOC_SPH_CS#1	SOC_SPH_CS#1
	29	SOC_SPH_CS#2	SOC_SPH_CS#2
	15,29,33	Soc_I2C0_SCL	Soc_I2C0_SCL
	15,29,33	Soc_I2C0_SDA	Soc_I2C0_SDA
<b>From clock Buffer</b>	31	PRG0_HSE_ETH1_CLK	PRG0_HSE_ETH1_CLK
	31	PRG0_HSE_ETH2_CLK	PRG0_HSE_ETH2_CLK
<b>To and from ICSSG1 RGMII 2 Ethernet PHY</b>	17	PRG1_RGMII_R00	PRG1_RGMII_R00
	17	PRG1_RGMII_R01	PRG1_RGMII_R01
	17	PRG1_RGMII_R02	PRG1_RGMII_R02
	17	PRG1_RGMII_R03	PRG1_RGMII_R03
	17	PRG1_RGMII_RX_CTL	PRG1_RGMII_RX_CTL
	17	PRG1_RGMII_TX_CTL	PRG1_RGMII_TX_CTL
<b>To and from ICSSG2 RGMII 1 Ethernet PHY</b>	17	PRG1_ETH2_LED_1000RX_ER	PRG1_ETH2_LED_1000RX_ER
	17	PRG1_RGMII_T00	PRG1_RGMII_T00
	17	PRG1_RGMII_T01	PRG1_RGMII_T01
	17	PRG1_RGMII_T02	PRG1_RGMII_T02
	17	PRG1_RGMII_T03	PRG1_RGMII_T03
	17	PRG1_RGMII_TX_CTL	PRG1_RGMII_TX_CTL
	17	PRG1_ETH2_LED_1000RX_ER	PRG1_ETH2_LED_1000RX_ER
<b>From MUX To HSE</b>	16	PRG0_PRUI_GPO7	PRG0_PRUI_GPO7
	16	PRG0_PRUI_GPO9	PRG0_PRUI_GPO9
	16	PRG0_PRUI_GPO10	PRG0_PRUI_GPO10
	16	PRG0_PRUI_GPO17	PRG0_PRUI_GPO17
	16	PRG0_PRUI_GPO18	PRG0_PRUI_GPO18
	16	PRG0_PRUI_GPO19	PRG0_PRUI_GPO19
	16	HSE_PRG0_PRUI_GPO10	HSE_PRG0_PRUI_GPO10
<b>From CPSW RGMII 1 PHY</b>	16,17	CPSW_RGMII_MDO	CPSW_RGMII_MDO
	16,17	CPSW_RGMII_MDC	CPSW_RGMII_MDC
<b>To MUX From Soc</b>	16	PRG0_PRUI_GPO7/CPSW_RGMII_R00	PRG0_PRUI_GPO7/CPSW_RGMII_R00
	16	PRG0_PRUI_GPO9/CPSW_RGMII_R01	PRG0_PRUI_GPO9/CPSW_RGMII_R01
	16	PRG0_PRUI_GPO10/CPSW_RGMII_R02	PRG0_PRUI_GPO10/CPSW_RGMII_R02
	16	PRG0_PRUI_GPO17/CPSW_RGMII_R03	PRG0_PRUI_GPO17/CPSW_RGMII_R03
	16	PRG0_PRUI_GPO18/CPSW_RGMII_RX_CTL	PRG0_PRUI_GPO18/CPSW_RGMII_RX_CTL
	16	PRG0_PRUI_GPO19/CPSW_RGMII_TX_CTL	PRG0_PRUI_GPO19/CPSW_RGMII_TX_CTL
	16	CPSW_RGMII_T00	CPSW_RGMII_T00
	16	CPSW_RGMII_T01	CPSW_RGMII_T01
	16	CPSW_RGMII_T02	CPSW_RGMII_T02
	16	CPSW_RGMII_T03	CPSW_RGMII_T03
	16	CPSW_RGMII_TX_CTL	CPSW_RGMII_TX_CTL
	16	CPSW_RGMII_TX_C	CPSW_RGMII_TX_C

### HIGH SPEED EXPANSION CONNECTOR



### HSE CONNECTOR LOAD SWITCHES




Designed for TI by Mistral Solutions Pvt Ltd





Title		HSE CONNECTOR	
Size	Variant Name - PROC1010(005) TMS243EVM	Rev	D
Date:	Monday, January 08, 2024	Sheet	27 of 40

# GPMC


To Boot Mode Buffer ,  
HSE & MIPI Conn




0- Ohm Res MUX between HSE Connector and TRACE Functionality  
 -For HSE Connector RA1, RA3, RA5, R393 & R390 Should be installed and RA2, RA4, RA6, R391& R392 Should be DNI'd.  
 -For TRACE RA2, RA4, RA6, R391& R392 Should be installed and RA1, RA3, RA5, R393 & R390 Should be DNI'd.



## GPMC TO FSI & HSE CONNECTOR




## FSI CONNECTOR



TS3A27518ERTWR Truth Table

EN#	IN1	IN2	NC1/2/3 TO COM1/2/3 & COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM1/2/3 & COM4/5/6 TO NC4/5/6	NO1/2/3 TO COM1/2/3 & COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM1/2/3 & COM4/5/6 TO NO4/5/6
H	X	X	OFF	OFF	OFF	OFF
L	L	L	ON	ON	OFF	OFF
L	H	L	OFF	ON	ON	OFF
L	L	H	ON	OFF	OFF	ON
L	H	H	OFF	OFF	ON	ON

## Off Page Connections








Designed for TI by Mistral Solutions Pvt Ltd



Title GPMC

Size	Variant Name - PROC1010(005) TMD5243EVM	Rev	D
C	Date: Monday, January 08, 2024	Sheet	28 of 40





**Off Page Connections**

From Debounce Circuit	GPIOT_43_N7n	GPIOT_43_N7n	35
From IO Expander	GPIO_OLED_RESETn	GPIO_OLED_RESETn	33
	MCAN0_STB_3V3	MCAN0_STB_3V3	33
	MCAN0_RX	MCAN0_RX	33
To HSE Connector	CAN_MUX_SEL	CAN_MUX_SEL	33
	HSE_MCAN0_RX_UART4_TXD	HSE_MCAN0_RX_UART4_TXD	27
	HSE_MCAN0_TX_UART4_RXD	HSE_MCAN0_TX_UART4_RXD	27
	HSE_MCAN1_RX_I2C3_SDA	HSE_MCAN1_RX_I2C3_SDA	27
	HSE_MCAN1_TX_I2C3_SCL	HSE_MCAN1_TX_I2C3_SCL	27
	SOC_SPI_CLK	SOC_SPI_CLK	27
	SOC_SPI_MOSI	SOC_SPI_MOSI	27
	SOC_SPI_CS0	SOC_SPI_CS0	27
	SOC_I2C0_SDA	SOC_I2C0_SDA	15,27,33
	SOC_I2C1_SCL	SOC_I2C1_SCL	15,19,21,30,31,32,33
	SOC_I2C1_SDA	SOC_I2C1_SDA	15,19,21,30,31,32,33
	CLKOUT0	CLKOUT0	31
	SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	26
	SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	26
	SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	26
	SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	26
	SOC_MAIN_UART1_TX_3V3	SOC_MAIN_UART1_TX_3V3	26
	SOC_MAIN_UART1_RX_3V3	SOC_MAIN_UART1_RX_3V3	26
	SOC_MAIN_UART3_RX_3V3	SOC_MAIN_UART3_RX_3V3	26
	SOC_MAIN_UART3_TX_3V3	SOC_MAIN_UART3_TX_3V3	26

PROC101D(005) TMS243EVM


Project : Designed for TI by Mistral Solutions Pvt Ltd

**<Project Name>**

**Texas Instruments** **MISTRAL**


<b>Title</b>	
CAN & DISPLAY INTERFACE	
<b>Size</b>	<b>Document Number</b>
C	MS_TI_MAXIE_APPLICATION_CARD_SCH_REVA
<b>Date:</b> Monday, January 08, 2024	<b>Rev</b>
	D
<b>Sheet</b> 29 <b>of</b> 40	

# x4 Lane PCIe Connector




Note:  
R679, R680 Mounted with 0E Resistor when PCIe REFCLK is in no Re-biasing Mode.  
R679, R680 to be replaced with 100nf CAP 0402 package when PCIe REFCLK is in Re-biasing Mode.


## PCIe Reset



## CLOCK SELECTION



## RC OR EP MODE SELECTION



## Off Page Connections



PCIe MCU_PORz	PCIe_MCU_PORz	34
GPIO_PClk_RST_OUT	GPIO_PClk_RST_OUT	33
RESESTATz	RESESTATz	10,14,20,31,33,34
SoC_I2C1_SCL	SoC_I2C1_SCL	15,19,21,29,31,32,33
SoC_I2C1_SDA	SoC_I2C1_SDA	15,19,21,29,31,32,33

Designed for TI by Mistral Solutions Pvt Ltd



**TEXAS INSTRUMENTS** **MISTRAL**

Title: PCIe INTERFACE		Rev: D
Size: C	PROC 101D(000) TMDSS40EVM	Sheet 30 of 40
Date: Monday, January 08, 2024		


## REFERENCE INPUT SELECTION



## ETHERNET PHY CLOCK BUFFER



## PCIe Clock HCSL (100MHz)



Designed for TI by Mistral Solutions Pvt Ltd



Title ETHERNET PHY & PCIe CLOCK GENERATOR

Size	Variant Name - PROC101D(009) TMD5S43EVM	Rev
C		D


Date: Monday, January 08, 2024 Sheet 31 of 40

# ETHERNET LED'S


## Off Page Connections

SoC\_IC1\_SCL → SoC\_IC1\_SCL 15,19,21,29,30,31,33  
 SoC\_IC1\_SDA → SoC\_IC1\_SDA 15,19,21,29,30,31,33


Placement of the Industrial Ethernet LED's to be changed.  
 To be moved closest to the ICSS ETH PHY's



# USER TEST LED



# ADC CONNECTOR



## Off Page Connections

TEST\_LED2 → TEST\_LED2 34  
 TEST\_LED1 → TEST\_LED1 33

Designed for TI by Mistral Solutions Pvt Ltd






Title: ETHERNET LED's

Size: Variant Name - PROC1010(005) TMS24343EV

Date: Monday, January 08, 2024

Rev: D

Sheet 32 of 40



### Off Page Connections

OSPI_SW_SEL	OSPI_SW_SEL	14
GPIO eMMC_RSTn	GPIO eMMC_RSTn	13
GPIO PCIE_RST_OUT	GPIO PCIE_RST_OUT	30
GPIO CPSW1_RST	GPIO CPSW1_RST	16
GPIO RGMII1_RST	GPIO RGMII1_RST	18
GPIO RGMII2_RST	GPIO RGMII2_RST	17
MMC1_SD_EN	MMC1_SD_EN	13
FSI_FET_SEL	FSI_FET_SEL	28
MCAN1_STB_3V3	MCAN1_STB_3V3	29
MCAN2_STB_3V3	MCAN2_STB_3V3	29
CPSW_FET_SEL	CPSW_FET_SEL	16
PRG1_RGMII2_FET_SEL	PRG1_RGMII2_FET_SEL	17
TEST_GPIO2	TEST_GPIO2	19
GPIO_OLED_RESETn	GPIO_OLED_RESETn	29
VPP_LDO_EN	VPP_LDO_EN	38
CAN_MUX_SEL	CAN_MUX_SEL	29
TEST_LED1	TEST_LED1	32
UCC_OE1OE4	UCC_OE1OE4	31
RESETSTAT2	RESETSTAT2	13,14,20,30,31,34
SoC_ECI_SDA	SoC_ECI_SDA	15,19,21,29,30,31,32
SoC_ECI_SCL	SoC_ECI_SCL	15,19,21,29,30,31,32
SoC_ECS_SDA	SoC_ECS_SDA	15,27,29
SoC_ECS_SCL	SoC_ECS_SCL	15,27,29

From Safety Connector MCU\_SAFETY\_ERROR2\_3V3

MCU\_SAFETY\_ERROR2\_3V3 34

From SoC OSPI Section DDR\_VTT\_EN

DDR\_VTT\_EN

To Processor MCU\_SAFETY\_ERROR2\_1V8

MCU\_SAFETY\_ERROR2\_1V8 34

To VTT Reg DDR\_VTT\_EN\_3V3

DDR\_VTT\_EN\_3V3 39

To Soc IMC IO\_EXP\_INTn\_SDDIO


IO\_EXP\_INTn\_SDDIO 13

Designed for TI by Mistral Solutions Pvt Ltd




Title		IO EXPANDER
Size		
C	Variant Name - PROC1010(005) TMDSS243EVM	Rev D
Date:	Monday, January 08, 2024	Sheet 33 of 40



# MCU\_GENERAL



LPF Designed for 25MHz Cutoff  
Have to change resistor and capacitor values accordingly



# SAFETY CONNECTOR



# MCU WARM RESET



### Off Page Connections



MCU_PORz	MCU_PORz	27
MCU_RESETz	MCU_RESETz	27,35
MCU_RESETSTATz	MCU_RESETSTATz	27
MCU SAFETY_ERROR2_3V3	MCU SAFETY_ERROR2_3V3	33
MCU SAFETY_ERROR2_1V8	MCU SAFETY_ERROR2_1V8	33
PORz_OUT	PORz_OUT	13,16,17,18,20
PRG1_RGMII_INTn	PRG1_RGMII_INTn	16,17,18
TEST_LED2	TEST_LED2	32
MCU_GPIO0_6	MCU_GPIO0_6	35
Svc_CLKIN	Svc_CLKIN	31
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	26
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	26
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	26
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	26

Designed for TI by Mistral Solutions Pvt Ltd







Title		MCU GENERAL & SAFETY CONNECTOR	
Size			Rev
C	Variant Name - PROC1010(005) TMD243EVM		D
Date:	Monday, January 08, 2024	Sheet	34 of 40

## SoC POR\_RST




## SoC WARM\_RST




## VOLTAGE SUPERVISOR

### Core Voltage Monitor (VDDAR\_CORE/VDD\_CORE)





CORE VOLTAGE	RES TO BE PLACED
0.75V	R1 = 4.3K
0.80V	R2 = 5.23K
0.85V	R2 = 6.34K

### 5V OUTPUT MONITOR (VCC\_5V0)




## DEBOUNCE CIRCUIT



## Off Page Connections

To Processor	Signal	Pin
VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG	37,39
SoC_WARM_RESETZ	SoC_WARM_RESETZ	34
GPIO1_43_INTn	GPIO1_43_INTn	29
MCU_RESETz	MCU_RESETz	27,34
MCU_GPIO0_6	MCU_GPIO0_6	34



Designed for TI by Mistral Solutions Pvt Ltd




Title DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR

Size	Variant Name - PROC1010(005) TMDSS243EVM	Rev
C		D

Date: Monday, January 08, 2024 Sheet 35 of 40


## MAIN INPUT 12V DC




VCC = 12V  
ICC max = 8A

Condition	LED Status (LD1)
Reverse Voltage	ON

## POWER INDICATION LED'S



### Ground test points



### Off Page Connections

VCC_CORE_PG	VCC_CORE_PG	37,38
VDD_OV85_PG	VDD_OV85_PG	38
VCC1V2_PG	VCC1V2_PG	38
VCC1V1_PG	VCC1V1_PG	38
VDD1V8_PG	VDD1V8_PG	38
VCC2V5_PG	VCC2V5_PG	39

Designed for TI by Mistral Solutions Pvt Ltd




Title MAIN 12V POWERSUPPLY


Size	Rev
C	D
Variant Name - PROC1010(005) TMD2S243EVM	
Date: Monday, January 08, 2024	Sheet 36 of 40



## VCC3V3\_SYS & VCC\_5V0 POWER SUPPLY 5V, 3A and 3.3V, 7A Dual SUPPLY



## PREREG 3.3V, 3.0AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd




Title DUAL & PREREG REGULATOR


Size	Rev
C	D
Variant Name - PROC1010(005) TMD5243EVM	
Date: Monday, January 08, 2024	Sheet 37 of 40

# SoC POWER SUPPLY


## 1.8V IO, 3.0AMPS SUPPLY




## 1.2V, 2.0AMPS SUPPLY




## 1.8V VPP, 0.15AMPS SUPPLY




## 1.8V Analog , 1AMPS SUPPLY



## 0.75 / 0.8 / 0.85V, 3.0AMPS SUPPLY




## 0.85 V, 1.5AMPS SUPPLY



### Off Page Connections

- 36.37 VCC\_CORE\_PG <-> VCC\_CORE\_PG
- 38 VDD\_OV85\_PG <-> VDD\_OV85\_PG
- 38 VCC1V2\_PG <-> VCC1V2\_PG
- 38 VDD1V8\_PG <-> VDD1V8\_PG
- 33 VPP\_LDO\_EN <-> VPP\_LDO\_EN
- 35.37.39 VIN\_MON\_POR2\_3V3\_PG <-> VIN\_MON\_POR2\_3V3\_PG
- 37.39 VCC3V3\_SYS\_PG <-> VCC3V3\_SYS\_PG




Designed for TI by Mistral Solutions Pvt Ltd




Title		SoC POWER SUPPLY	
Size	Variant Name - PROC1010(005) TMD3243EVM	Rev	D
C	Date: Monday, January 08, 2024	Sheet	38 of 40

# PERIPHERAL POWER SUPPLY


## TEST AUTOMATION BOARD POWER




## VTT SUPPLY FOR DDR4




## 2.5V, 2.0AMPS SUPPLY




## 1.1V ETHERNET PHY POWER SUPPLY




## 1.0V ETHERNET PHY POWER SUPPLY



## 2.5V, .5 AMPS SUPPLY



## 2.8V , 0.15AMPS SUPPLY



### Off Page Connections

33	DDR_VTT_EN_3V3	DDR_VTT_EN_3V3
36	VCC2V5_PG	VCC2V5_PG
39	VCC1V1_PG	VCC1V1_PG
37,38	VCC3V3_SYS_PG	VCC3V3_SYS_PG
35,37	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY


Size		Rev
C	Variant Name - PROC1010(005) TMD5243EVM	D
Date:	Monday, January 08, 2024	Sheet 39 of 40

# HARDWARE SCHEMATICS

## ASSEMBLY NOTES

- All MSL components should be baked as per JEDEC standard.
- PCB should be baked at 120 degree for 8 hours.
- Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- These assemblies are ESD sensitive, ESD precautions shall be observed.
- These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Provide serial numbers to the assembled boards for identification.
- The assembled board are wrapped in ESD Covers (individual) and packed securely before shipment.


## STANDOFFs



## SCREWS




## JUMPERS



## WASHER's



## RUBBER FEET



## FIDUCIALS



## TI EVM FLYERS



## Socket & Processor as Accessories



## BARE PCB



## LABELS

### Board Serial No.



### Assembly Revision




## ORDERABLE PART NO



### Orderable part number

Variant	Label Text
001	TMDS64GPEVM
002	TMDS243GPEVM
003	TMDS64HSEVM
004	TMDS64EVM
005	TMDS243EVM

## LOGOs



Designed for TI by Mistral Solutions Pvt Ltd



Title: HARDWARE SCHEMATICS

Size	Variant Name - PROC101(005) TMDS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 40 of 40