

AM64x/AM243x EVM BOARD
PROC101C

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC POWER
10	SOC POWER CAPS
11	SOC VSS
12	DDR INTERFACE
13	eMMC FLASH AND SDCARD INTERFACE
14	OSPI FLASH
15	EEPROM,PRESENCE DETECTION & TEMP SENSOR
16	CPSW RGMII_1 ETHERNET PHY
17	ICSSG RGMII_2 ETHERNET PHY
18	ICSSG RGMII_1 ETHERNET PHY
19	TEST AUTOMATION
20	BOOT MODE BUFFER & SWITCHES
21	CURRENT MONITORING DEVICES
22	XDS110 DEBUGGER
23	JTAG BUFFER
24	MIPI 60 PIN CONNECTOR
25	USB 2.0 INTERFACE
26	FT4232 UART TO USB BRIDGE
27	HSE BOARD CONNECTOR
28	GPMC & FSI CONNECTOR
29	CAN & DISPLAY INTERFACE
30	PCIe INTERFACE
31	ETHERNET PHY & PCIe CLOCK GENERATOR
32	ETHERNET LEDs
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL&SAFETY CONNECTOR

PAGE	CONTENTS
35	DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR
36	MAIN INPUT 12V DC
37	DUAL & PRE_REG POWER SUPPLY
38	SoC POWER SUPPLY
39	PERIPHERAL POWER SUPPLY
40	HARDWARE SCHEMATICS

REV	C
VER	1.1


Designed for TI by Mistral Solutions Pvt Ltd




Title		TABLE OF CONTENTS	
Size		Rev	
C	Variant Name = «Core Design»	E2	
Date:	Tuesday, June 03, 2025	Sheet	1 of 40

SoC_I2C0_SCL
SoC_I2C0_SDA

TEMPERATURE SENSOR



TEMPERATURE SENSOR



SoC_I2C1_SCL
SoC_I2C1_SDA

NOTE: PLACE TEMP SENSOR CORNERS OF THE BOARD

File	<Title>	Rev	<Rev>
Size	Document Number		
C	<Doc>		
Date	Wednesday, July 30, 2025	Sheet	1 of 1

REVISION HISTORY


VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	11th MARCH 2022	Drafted from "PROC101B_SCH" document.	Mistral Design Team	AJIT MB	AJIT MB
0.2	11th MARCH 2022	Removed Voltage Monitor circuit & added RC Delay Circuit for power down sequence requirement Fixed Power down sequence issue seen on AM243x REV B	Mistral Design Team	AJIT MB	AJIT MB
0.3	11th MARCH 2022	Updated schematics to support PG2 Silicon	Mistral Design Team	AJIT MB	AJIT MB
1.0	30th MARCH 2022	Baselined and Released	Mistral Design Team	AJIT MB	AJIT MB
1.1	5th AUG 2022	Updated SoC Part Number and OPN Details Updated SoC Symbol for Reserved pins	Mistral Design Team	AJIT MB	AJIT MB

Designed for TI by Mistral Solutions Pvt Ltd



Title		REVISION HISTORY	
Size		Rev	
C	Variant Name = «Core Design»	E2	
Date:	Tuesday, June 03, 2025	Sheet	2 of 40

BLOCK DIAGRAM_AM64x_EVM




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_CP BOARD

Size	Variant Name = «Core Design»	Rev
C		E2
Date:	Tuesday, June 03, 2025	Sheet 3 of 40

BLOCK DIAGRAM_XDS110




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110

Size	Variant Name = <Core Design>	Rev
C		E2
Date:	Tuesday, June 03, 2025	Sheet 4 of 40

POWER FLOW DIAGRAM





CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

Designed for TI by Mistral Solutions Pvt Ltd



Title POWER FLOW DIAGRAM

Size	Variant Name = «Core Design»	Rev
C		E2
Date: Tuesday, June 03, 2025	Sheet 5 of 40	

[illegible]

GPIO MAPPING TABLE

S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPI0_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRUI0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRUI1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII1_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII1_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1Interrupt	PRG1_RGMII1_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2Interrupt			Interrupt			INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PClie_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card load switch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPI0_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPI0_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESETn	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH


Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE

Size	Variant Name = <Core Design>	Rev
C		E2
Date:	Tuesday, June 03, 2025	Sheet 7 of 40

I2C TREE



Designed for TI by Mistral Solutions Pvt Ltd



Title I2C TREE		Rev
Size	Variant Name = «Core Design»	E2
Date: Tuesday, June 03, 2025	Sheet 8 of 40	

SoC POWER

Note:
Mount R699 and DNI R698 when SR2.0 Device is used
Mount R698 and DNI R699 when SR1.0 Device is used

1.8V Analog SUPPLY

CORE SUPPLY

CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED


Designed for TI by Mistral Solutions Pvt Ltd

TEXAS INSTRUMENTS **MISTRAL**

Title: SOC POWER


Size: Variant Name = <Core Design>

Date: Wednesday, July 30, 2025 Sheet 9 of 40




CORE_SUPPLY	ARRAY_CORE_SUPPLY	STEERING_RESISTOR
0.75_VDD_CORE	0.85_VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8_VDD_CORE	0.85_VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8_VDD_CORE & OTHERS	0.85_VDDR_CORE	R1 & R4 INSTALLED
0.85_VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED


SoC POWER Decaps







Place one 0.1uF cap near each Pin






To place after current sense
resistor on VDD_CORE plane



Place one 0.1uF cap near each Pin





Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin

Core & Array Core Supply Kelvin Sensing



Designed for TI by Mistral Solutions Pvt Ltd




Title	SOC POWER CAPS
-------	----------------

Size	Variant Name = <Core Design>	Rev
C		E2
Date: Wednesday, July 30, 2025	Sheet 10 of 40	

SoC POWER - VSS

CAD Note:
Place CAP C541
between pins
J15 and J16





Designed for TI by Mistral Solutions Pvt Ltd





Title		SOC VSS	
Size			Rev
C	Variant Name = «Core Design»		E2
Date:	Wednesday, July 30, 2025	Sheet	11 of 40

SoC DDR INTERFACE






DDR DQ Lines Swapped With Data Byte

DDR4 DEVICE



DDR TERMINATION






Designed for TI by Mistral Solutions Pvt Ltd




Title		
DDR INTERFACE		
Size	Variant Name	Rev
C	Variant Name = "Core Design"	E2
Date:	Wednesday, July 30, 2025	Sheet 12 of 40





eMMC FLASH



eMMC FLASH RESET



SD CARD INTERFACE




Designed for TI by Mistral Solutions Pvt Ltd




Title eMMC FLASH_SDCARD INTERFACE

Size	Rev
C	Valiant Name = «Core Design»
Date: Friday, January 02, 2026	Sheet 13 of 40

OSPI FLASH




SOC OSPI INTERFACE




To Route DQS to LBCLK0	To Route DQS to SOC's DQS
Mount R591 & R600	Mount R601 & R592
DNI R601 & R592	DNI R591 & R600

OSPI FLASH RESET



USER TEST LED



Designed for TI by Mistral Solutions Pvt Ltd



Title OSPI


Size Variant Name = <Core Design>
Date: Wednesday, July 30, 2025

Rev


E2

Sheet 14 of 40


TEMPERATURE SENSOR



BOARD ID EEPROM



BOARD PRESENCE DETECT CIRCUIT




Designed for TI by Mistral Solutions Pvt Ltd



Title		EEPROM, PRESENCE DETECTION & TEMP SENSOR	
Size	Variant Name = <Core Design>	Rev	
C		E2	
Date:	Wednesday, July 30, 2025	Sheet	15 of 40

In next revision we can have boot strap Resistors to configure the boot method.



SWITCH ON = LOGIC 1
SWITCH OFF = LOGIC 0

GPMC

GPMC0_CLK		U23F	
BOOTMODE0	T20	GPMC0_CLK	R17
BOOTMODE1	U21	GPMC0_AD0	T20
BOOTMODE2	T18	GPMC0_AD1	U21
BOOTMODE3	U20	GPMC0_AD2	T18
BOOTMODE4	U19	GPMC0_AD3	U20
BOOTMODE5	V21	GPMC0_AD4	U19
BOOTMODE6	V20	GPMC0_AD5	V21
BOOTMODE7	V19	GPMC0_AD6	V20
BOOTMODE8	V18	GPMC0_AD7	V19
BOOTMODE9	R16	GPMC0_AD8	V18
BOOTMODE10	W20	GPMC0_AD9	R16
BOOTMODE11	W21	GPMC0_AD10	W20
BOOTMODE12	V16	GPMC0_AD11	W21
BOOTMODE13	Y21	GPMC0_AD12	V16
BOOTMODE14	Y20	GPMC0_AD13	Y21
BOOTMODE15	Y20	GPMC0_AD14	Y20
		GPMC0_AD15	Y20
		GPMC0_CS0	R19
		GPMC0_CS1	R20
		GPMC0_CS2	P19
		GPMC0_CS3	R21
		GPMC0_ADV_ALE	P16
		GPMC0_BE0N_CLE	P17
		GPMC0_BE1N	T19
		GPMC0_DIR	N17
		GPMC0_WAIT0	W19
		GPMC0_WAIT1	Y18
		GPMC0_WPN	N16
		GPMC0_OEN_REN	R18
		GPMC0_WEN	T21
			XAM64285FGHAA/V

BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. MMC0 - eMMC
4. CPSW Ethernet Slave
5. USB Host
6. USB Device
7. UART
8. Ethernet


Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & SWITCHES			
Size	Variant Name = «Core Design»		Rev
C			E2
Date:	Tuesday, July 08, 2025	Sheet	20 of 40

CURRENT MONITORING DEVICES


VDD_CORE




SoC_DVDD1V8




VDDAR_CORE




VDDA_1V8




SoC_DVDD3V3



VDD_DDR4



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_OV85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46



Designed for TI by Mistral Solutions Pvt Ltd





Title CURRENT MONITORING DEVICES


Size	Rev
C	Variant Name = «Core Design» E2
Date: Wednesday, July 30, 2025	Sheet 21 of 40

JTAG BUFFER



JTAG SoC SECTION



BUFFER 20 PIN JTAG



JTAG 20 PIN cTI CONNECTOR



Off Page Connections

24	SEL_XDS110_INV	SEL_XDS110_INV
24	JTAG_EMU0	JTAG_EMU0
24	JTAG_EMU1	JTAG_EMU1
22	XDS110_TDI	XDS110_TDI
22	XDS110_TCK	XDS110_TCK
22	XDS110_TMS	XDS110_TMS
22	XDS110_TRST#	XDS110_TRST#
22	XDS110_TDO	XDS110_TDO
24	JTAG_TCK	JTAG_TCK
24	JTAG_TMS	JTAG_TMS
24	JTAG_TDI	JTAG_TDI
24	JTAG_TDO	JTAG_TDO
22	XDS110_EMU0	XDS110_EMU0
22	XDS110_EMU1	XDS110_EMU1


Designed for TI by Mistral Solutions Pvt Ltd





Title JTAG BUFFER

Size	Variant Name = «Core Design»	Rev
C		E2
Date:	Wednesday, July 30, 2025	Sheet 23 of 40

USB 2.0 INTERFACE



Micro USB 2.0 AB Connector



Designed for TI by Mistral Solutions Pvt Ltd



Title USB 2.0 INTERFACE		
Size	Variant Name = <Core Design>	Rev
C		E2
Date: Wednesday, July 30, 2025	Sheet 25 of 40	

EEPROM



Project :

<Project Name>

Designed for TI by Mistral Solutions Pvt Ltd




	Title
--	-------


CAN & DISPLAY INTERFACE

Size	Document Number	Rev
C	MS TI MAXIE APPLICATION CARD SCH REVA	E2
Date:	Wednesday, July 30, 2025	Sheet 29 of 40




IO EXPANDER



LEVEL TRANSLATOR



INPUT CONNECTOR



Place J7 down side board Edge (Near USB section)-User Access



Designed for TI by Mistral Solutions Pvt Ltd



Title	IO EXPANDER
-------	-------------



Size			
C	Variant Name = <Core Design>		
Date:	Wednesday, July 30, 2025	Sheet	33 of 40

MCU_GENERAL





MCU CLOCK

LPF Designed for 25MHz Cutoff
Have to change resistor and capacitor values accordingly



MCU WARM RESET




Designed for TI by Mistral Solutions Pvt Ltd

TEXAS INSTRUMENTS


MISTRAL

Title			MCU GENERAL & SAFETY CONNECTOR	
Size	Variant Name	Rev		
C	<Core Design>	E2		
Date:	Friday, January 02, 2026	Sheet	34	of 40

SoC POR_RST




SoC WARM_RST




VOLTAGE SUPERVISOR



Core Voltage Monitor (VDDAR_CORE/VDD_CORE)



5V OUTPUT MONITOR (VCC_5V0)



DEBOUNCE CIRCUIT




Designed for TI by Mistral Solutions Pvt Ltd




Title DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR

Size	Variant Name = <Core Design>	Rev
C		E2
Date:	Wednesday, July 30, 2025	Sheet 35 of 40


MAIN INPUT 5V DC




SYS MAIN INPUT 5V DC Load Switch



POWER INDICATION LED'S




Ground test points




3.3V, 3A SUPPLY

VCC_3V3_SYS, 3.0AMPS SUPPLY



PREREG 3.3V, 3.0AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd




Title	DUAL & PREREG REGULATOR
-------	-------------------------


Size	Variant Name = <Core Design>	Rev
C		E2
Date:	Friday, January 02, 2026	Sheet 37 of 40

SoC POWER SUPPLY


1.8V IO, 3.0AMPS SUPPLY




1.2V, 2.0AMPS SUPPLY




1.8V VPP, 0.15AMPS SUPPLY





1.8V Analog , 1AMPS SUPPLY



0.75 / 0.8 / 0.85V, 3.0AMPS SUPPLY



0.85 V, 1.5AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC POWER SUPPLY

Size Variant Name = <Core Design>
Date: Friday, January 02, 2026 Sheet 36 of 40

PERIPHERAL POWER SUPPLY


TEST AUTOMATION BOARD POWER

Test Connector Power Supply Removed


2.5V, 2.0AMPS SUPPLY

Ethernet Power section removed

2.5V, .5 AMPS SUPPLY



VTT SUPPLY FOR DDR4



1.1V ETHERNET PHY POWER SUPPLY

Ethernet Power section removed

1.0V ETHERNET PHY POWER SUPPLY

Ethernet Power section removed

2.8V , 0.15AMPS SUPPLY

DISPLAY SECTION POWER REMOVED

VCC3V3_SYS_PG VCC3V3_SYS_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY

Size	Variant Name = «Core Design»	Rev
C		E2
Date:	Friday, January 02, 2026	Sheet 30 of 40

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

FIDUCIALS



STANDOFFS



Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size	Variant Name = «Core Design»	Rev
C		E2
Date:	Wednesday, July 30, 2025	Sheet 40 of 40