

## Thread Tracking Toolkit [Show/Hide](#) [Account Look-Up Tool](#)

Thread ID: 1225175

Account: TI SCINTL  
(ELIM)

Region: FR7

Company: Texas  
Instruments

Thread Status (Internal  
only)

Waiting for Customer ▼

Priority

Normal ▼

Assign

j-gundavarapu@ti.cc

Email addresses

entered above will receive a one-time email notifying them of assignment to this thread **and** will be automatically email subscribed to all subsequent replies.

Notify

Email addresses/lists

entered above will receive a one-time email notifying them of this thread.

Responsible Organization

--[PROCESSORS] SITARA MCU ▼

Notes:

**Submit** Click "Submit" button to save any changes above.

## TMS570LC4357: What is the correct mechanism to use when receiving a data stream of unknown size bursts on an SCI link?



Offline Geoffrey Fi...  
192.91.60.14

Intellectual 1460 points



Texas Instruments

Part Number: [TMS570LC4357](#)

Hi Team,

I am contacting you because my customers have a problem with the use of the DMA on the TMS570LC4357 processor.

In our use case, they want to receive a serial data stream using the SCI component and transfer the data to RAM in masked time with DMA.

To do this, they program a transfer to a buffer in RAM with auto-initiation activated, and on the software side they empty the buffer like a circular buffer.

To know where the DMA is, they consult the Current Destination Address Register (CDADDR), but the value of the register does not seem to be updated systematically.

Highlight of the bug :

To highlight this, they used 2 buffers, the DMA switches from one buffer to the other when it reaches the end (via a BTC interrupt, they write a new control packet to point to the next buffer). they set a frame size of one byte and activate the FTC interrupt to know if a transfer has taken place or not.

What they observe is that when the DMA changes buffer and a transfer has taken place in the new buffer (validated via the FTC interrupt and the new data is in RAM), the CDADDR register always points to the end of the previous buffer. Worse, it can point to an old address during 2 or 3 FTC interrupts.

#### back to their use case :

In their operational case (with a buffer and auto-initiation), they have data bursts arriving on the serial. What they observe is that at the end of the burst, CDADDR points to the second last byte received and that is still the case, even several tens of milliseconds later. The CDADDR register will only be updated when the next burst starts to arrive.

About this register, the documentation (SPNU563A - March 2018) says: "These bits are only updated after a channel is arbitrated out of the priority queue." .

This is not extremely clear and suggests that it is not possible to use the CDADDR register to track reception as it happens, since it is only updated on non-predictable events.

So my question is, what is the correct mechanism to use when receiving a data stream of unknown size bursts on an SCI link?

Regards,

Geoffrey

[1 month ago](#)



Online [jagadish gundavarapu](#) 192.163.5.9 1 month ago

[TI\\_Genius](#) 17260 points

Hi Geoffrey,

*Geoffrey Ficara said:*

*So my question is, what is the correct mechanism to use when receiving a data stream of unknown size bursts on an SCI link?*

The SCI doesn't support any character time out interrupt. So, SCI with DMA could not change the packet size dynamically.

So, you have to implement some protocol in application level, like the transmitter should needs to tell the receiver about the packet size it is going to send(this packet length is fixed), and receiver can change the DMA packet settings for the new packet size. In this way you can receive variable size of data using UART with DMA. Once it receives unknown length packet again it should need to change DMA packet settings to the known length packet to receive next unknown length of the packet and should continue the process.

--


Thanks & regards,  
Jagadish.



Offline [Geoffrey Ficara](#) 192.91.60.14 14 days ago in reply to [jagadish gundavarapu](#) [TI\\_Intellectual](#) 1460 points

Hi Jagadish,

I don't think I understood your way, can you elaborate ?



Here is the description of the problem, at the end of a received burst, the CDADDR register doesn't point to the last value received, but to the one before. So I don't know the last value of a burst until the next burst arrives.

How does you wau solve this issue ?

Regards


Geoffrey

Offline [Geoffrey Ficara](#) 192.91.60.14 11 days ago in reply to [Geoffrey Ficara](#) [TI\\_Intellectual](#) 1460 points  
Hi,  
Any info ?  
Geoffrey

Online [jagadish gundavarapu](#) 192.163.5.9 7 days ago in reply to [Geoffrey Ficara](#) [TI\\_Genius](#) 17260 points  
Hi Geoffrey,

*Geoffrey Ficara said:*

*Here is the description of the problem, at the end of a received burst, the CDADDR register doesn't point to the last value received, but to the one before*



The CDADDR register will not provide valid address of the last received value, this is because the CDADDR register value will get updated only when arbitration condition occurs.

When the same channel is requested again, the state machine will start again by reading only the primary control packet and then continue the same process described above. The user software need not set up control packets again because the contents of the primary control packet were never lost. The working images of the control packets are reducing the software overhead and interaction with the DMA module to a minimum.

31	29	28	10
Reserved			CFTCOUNT
0..X			0..X
15	13	12	0
Reserved			CFTCOUNT

If one channel trigger comes then DMA will initialize corresponding channel primary control packet information to the

either port A or port B registers, now DMA will move data and changes this port A registers for each element it shifts. If any high priority DMA channel triggered in between this process then this Port registers current configuration will get moved into the Working control packet at its arbitration, so that now DMA can move new channel primary control packet information to the Port registers.

Expression	Type	Value
[[0]dmsRAMBASE_1*0xFF000000]]	struct <unnamed>	0x124348151
PCP	struct <unnamed>[12]	[[ISADOR+2124348151,0AD
RESERVED	struct <unnamed>[12]	(res)[0,0,0,0,...]
WCP	struct <unnamed>[12]	[[CSADOR+241571727,CD
[0]	struct <unnamed>	(CSADOR+241571727,CD
[1]	struct <unnamed>	(CSADOR+306705647,CD
CSADOR	unsigned int	0x87D70197 (Hex)
CDADOR	unsigned int	0x87E77B8 (Hex)
CICOUNT	unsigned int	0x87EEDF (Hex)
res=0	unsigned int	199333063
res2	struct <unnamed>	(CSADOR+161057776,CD
res3	struct <unnamed>	(CSADOR+59837930,CD

Now after completion of this high priority channel execution by DMA, then DMA will again get the working control packet information of previous channel and it copies that into the port registers to resume the previous operation.

So, because of this reason i won't recommend customer to use the CDADDR register for to get unknown bytes shifted by DMA.

---

Thanks & regards,  
Jagadish.



Online [jagadish.gundavarapu](#) 192.163.5.9 7 days ago in reply to [jagadish.gundavarapu](#) [TL\\_Genius](#) 17260 points

Hi Geoffrey,

So, my suggestion here is that

Ask customer to use Active port registers or FIFO registers i mentioned.

(x)= Variables Expressions		1010 0101 Registers	×	Breakpoints
Name	Value	Description		
1010 0101 FTCAOffst	0x00000000	FTCA Interrupt ...		
1010 0101 LFSAOffst	0x00000000	LFSA Interrupt ...		
1010 0101 HBCAOffst	0x00000000	HBCA Interrupt ...		
1010 0101 BTCAOffst	0x00000000	BTCA Interrupt ...		
1010 0101 BERAOffst	0x00000000	BERA Interrupt ...		
1010 0101 FTCBOffst	0x00000000	FTCB Interrupt ...		
1010 0101 LFSBOffst	0x00000000	LFSB Interrupt ...		
1010 0101 HBCBOffst	0x00000000	HBCB Interrupt ...		
1010 0101 BTCBOffst	0x00000000	BTCB Interrupt ...		
1010 0101 BERBOffst	0x00000000	BERB Interrupt ...		
1010 0101 PrtCtrl	0x00000000	Port Control Re...		
1010 0101 RamTstCtrl	0x00000000	RAM TEST Cont...		
1010 0101 DbgCtrl	0x00000000	Debug Control ...		
1010 0101 WpReg	0x00000000	Watchpoint Re...		
1010 0101 WpMsk	0x00000000	Watchpoint Ma...		
1010 0101 PrtAChnSrcAddr	0xFFF7E437	Port A Active C...		
1010 0101 PrtAChnDstAddr	0x08001551	Port A Active C...		
1010 0101 PrtAChnTrCnt	0x00090001	Port A Active C...		
1010 0101 PrtBChnSrcAddr	0x00000000	Port B Active C...		
1010 0101 PrtBChnDestAddr	0x00000000	Port B Active C...		
1010 0101 PrtBChnTrCnt	0x00000000	Port B Active C...		
1010 0101 ParCtrl	0x00000005	Parity Control R...		
1010 0101 ParErrAddr	0x000000AC	Parity Error Add...		
1010 0101 MpCtrl	0x00000000	Memory Protec...		
1010 0101 MpStat	0x00000000	Memory Protec...		
1010 0101 Pr0Strt	0x00000000	Start Address of...		
1010 0101 Pr0End	0x00000000	End Address of ...		
1010 0101 Pr1Strt	0x00000000	Start Address of...		
1010 0101 Pr1End	0x00000000	End Address of ...		
1010 0101 Pr2Strt	0x00000000	Start Address of...		

---

Thanks & regards,  
Jagadish.



Offline [Geoffrey Ficara](#) 192.91.60.15 7 days ago in reply to [jagadish gundavarapu](#) [TI\\_Intellectual](#) 1460 points

Hi Jagadish,

Thank you for the help. Can you just elaborate, how will active port registers or FIFO registers solve the problem ?

Regards

Geoffrey




Online [jagadish gundavarapu](#) 192.163.5.9 4 days ago in reply to [Geoffrey Ficara](#) [TI\\_Genius](#) 17260 points

Hi Geoffrey,

FIFO A Active Channel Transfer Count Register:

This register value get decrement each time a element/frame transferred by DMA, so i guess the customer can use this register value to calculate number of elements/frames transferred by DMA as he already has data of how many elements/frames he willing to transfer.



--

Thanks & regards,  
Jagadish.

[Previewing Staged Changes](#)