
TI MCU TM4C1290NCZAD: I2C Master Data Read rev4

EIZO Co. 2019.12.24

1. In the case of I2C Master Data Read with TM4C1290NCZAD

The following figure is a scheme of I2C master with TM4C1290NCZAD. I have some questions in a case of master data read.




In the case of master data read on a common I2C specification (Appendix II), we should get setup time & hold time met by input of master.

According to I2C timing specification of TM4C1290NCZAD (Appendix I), the setup time corresponds to Parameter No. I7 (18 system clock min) but I cannot figure out which Parameter No. correspond to hold time on that chart.

[Question 3]

Please tell me which Parameter No. correspond to hold time on I2C timing chart of TM4C1290NCZAD (Appendix I).



[Answer 3]

The standard data hold time of SDA is from spec I4. To get a more specific answer you need to use a specific example. What frequency is the system clock and what is the targeted I2C speed?

Best Regards, Bob Crosby

In this case, How many system clocks needed for minimum hold time ? Please tell me a method to derive the minimum hold time.

[Answer 4]

When acting as a master, the I2C provides a 7 system clock hold time or 7 * 8.33nS = 58.3nS. As a slave it provides a 2 system clock hold time or 16.66nS. When acting as a master reading data from a slave, Ons hold time is required as the data is sampled in the middle of the high period of SCL.


Best Regards, Bob Crosby

Question 5

One more Question we have.

The following figure is a waveform of our application when acting as a master reading data from a slave.

This application meets the timing specification of Ons hold time, but the falling edge has some glitch in input threshold range of TM4C1290NCZAD as below.



I wonder if a monotonicity of the falling edge of SCL should be needed when a master reading data from a slave ? or "don't care", and no problem? Please tell me if TM4C1290NCZAD has an allowable spike time on bus?

• Appendix I : TM4C1290NCZAD I2C Timing Specification

Inter-Integrated Circuit (I²C) Interface

Parameter	Parameter Name	Min	Nom	Max	Unit
T _{SCH}	Start condition hold time	36	-	-	system clocks
TLP	Clock Low period	36	-		system clocks
T _{SRT}	12CSCL/12CSDA rise time (V _{IL} =0.5 V to V $_{IH}$ =2.4 V)	853	20	(see note b)	ns
14 T _{DH}	Data hold time (slave)	55	2	17.0	system clocks
	Data hold time (master)	1	7	640) (44)	system clocks
T _{SFT}	12CSCL/12CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)		9	10	ns
Т _{нт}	Clock High time	24	-		system clocks
T _{DS}	Data setup time	18		37.0	system clocks
T _{SCSR}	Start condition setup time (for repeated start condition only)	36	2	323	system clocks
T _{SCS}	Stop condition setup time	24	•	-	system clocks
	Data Valid (slave)	8 - 8	2		system clocks
T _{DV}	Data Valid (master)		(6 * (1 + TPR)) + 1	350	system clocks
	T _{SCH} T _{LP} T _{SRT} T _{DH} T _{SFT} T _{HT} T _{DS} T _{SCSR}	$T_{SCH} \qquad Start condition hold time \\ T_{LP} \qquad Clock Low period \\ T_{SRT} \qquad Clock Low period \\ T_{SRT} \qquad I2CSCL/I2CSDA rise time (V_{IL} = 0.5 V) \\ to V_{IH} = 2.4 V) \\ T_{DH} \qquad Data hold time (slave) \\ \hline Data hold time (master) \\ T_{SFT} \qquad I2CSCL/I2CSDA fall time (V_{IH} = 2.4 V) \\ to V_{IL} = 0.5 V) \\ T_{HT} \qquad Clock High time \\ T_{DS} \qquad Data setup time \\ T_{SCSR} \qquad Start condition setup time (for repeated start condition only) \\ T_{SCS} \qquad Stop condition setup time \\ T_{DL} \qquad Data Valid (slave) \\ T_{T} \qquad Data Valid (slave) \\ T_{T$	$ \begin{array}{c c c c c c c c } \hline T_{SCH} & Start condition hold time & 36 \\ \hline T_{LP} & Clock Low period & 36 \\ \hline T_{SRT} & I2CSCL/I2CSDA rise time (V_{IL} = 0.5 V) & - \\ to V_{IH} = 2.4 V) & & - \\ \hline Data hold time (slave) & - \\ \hline Data hold time (master) & - \\ \hline T_{SFT} & I2CSCL/I2CSDA fall time (V_{IH} = 2.4 V) & - \\ \hline T_{SFT} & I2CSCL/I2CSDA fall time (V_{IH} = 2.4 V) & - \\ \hline to V_{IL} = 0.5 V) & & - \\ \hline T_{HT} & Clock High time & 24 \\ \hline T_{DS} & Data setup time & 18 \\ \hline T_{SCSR} & Start condition setup time (for repeated start condition only) \\ \hline T_{SCS} & Stop condition setup time & 24 \\ \hline T_{DN} & Data Valid (slave) & - \\ \hline \hline T_{DN} & Data Valid (slave) & - \\ \hline \end{array} $	$\begin{tabular}{ c c c c c } \hline T_{SCH} & Start condition hold time & 36 & - \\ \hline T_{LP} & Clock Low period & 36 & - \\ \hline T_{SRT} & Clock Low period & 36 & - \\ \hline T_{SRT} & 12CSCL/12CSDA rise time (V_{IL} = 0.5 V) & - & - \\ \hline to V_{IH} = 2.4 V) & - & 2 \\ \hline \hline Data hold time (slave) & - & 2 \\ \hline Data hold time (master) & - & 7 \\ \hline T_{DH} & 12CSCL/12CSDA fall time (V_{IH} = 2.4 V) & - & 9 \\ \hline to V_{IL} = 0.5 V) & - & 9 \\ \hline T_{HT} & Clock High time & 24 & - \\ \hline T_{DS} & Data setup time & 18 & - \\ \hline T_{SCSR} & Start condition setup time (for repeated start condition only) & 36 \\ \hline T_{SCS} & Stop condition setup time & 24 & - \\ \hline T_{DV} & Data Valid (slave) & - & 2 \\ \hline T_{DV} & Data Valid (master) & - & (6 * (1 +) \\ \hline \end{tabular}$	$ \begin{array}{ c c c c c c c } \hline T_{SCH} & Start condition hold time & 36 & - & - & \\ \hline T_{LP} & Clock Low period & 36 & - & - & \\ \hline T_{SRT} & I_{2CSCL/I_{2CSDA}} ise time (V_{IL}=0.5 V) & - & & (see note b) \\ \hline T_{DH} & Data hold time (slave) & - & 2 & - & \\ \hline Data hold time (master) & - & 7 & - & \\ \hline T_{SFT} & I_{2CSCL/I_{2CSDA}} fall time (V_{IH}=2.4 V) & - & 9 & 10 \\ \hline T_{SFT} & I_{2CSCL/I_{2CSDA}} fall time (V_{IH}=2.4 V) & - & 9 & 10 \\ \hline T_{NT} & Clock High time & 24 & - & - & \\ \hline T_{DS} & Data setup time & 18 & - & - & \\ \hline T_{SCSR} & Start condition setup time (for repeated start condition only) & 36 & - & - & \\ \hline T_{DV} & Data Valid (slave) & - & 2 & - & \\ \hline T_{DV} & Data Valid (master) & - & (6^*(1 + & -) & \\ \hline \end{array} $


Table 26-48. I²C Characteristics

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA operate as open-drain-type signals, which the controller can only actively drive low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 26-33. I²C Timing



• Appendix II : Example of Common I2C Timing Specification

Item	Symbol	Standard-Mode (fscL=100kHz)		Fast-Mode (fscL=400kHz)		Unit
		Min.	Max.	Min.	Max.	server to
SCL clock frequency	f SCL		100		400	kHz
Start condition setup time	tsu;sta	4.7		0.6		μs
Start condition hold time	thd;sta	4.0		0.6		μs
Data setup time	tsu;dat	250		100		ns
Data hold time	thd;dat	0		0	1	ns
Stop condition setup time	tsu;sто	4.0	1	0.6		μs
Bus idle time between start condition and stop condition	tBUF	4.7		1.3		μs
Time when SCL = "L"	tLOW	4.7		1.3		μs
Time when SCL = "H"	thigh	4.0		0.6		μs
Rise time for SCL and SDA	tr		1.0		0.3	μs
Fall time for SCL and SDA	tr		0.3		0.3	μs
Allowable spike time on bus	tsp		50		50	ns

