
TI MCU TM4C1290NCZAD: I2C Master Data Read rev4

EIZO Co. 2019.12.25

1. In the case of I2C Master Data Read with TM4C1290NCZAD

The following figure is a scheme of I2C master with TM4C1290NCZAD. I have some questions in a case of master data read.




In the case of master data read on a common I2C specification (Appendix II), we should get setup time & hold time met by input of master.

According to I2C timing specification of TM4C1290NCZAD (Appendix I), the setup time corresponds to Parameter No. I7 (18 system clock min) but I cannot figure out which Parameter No. correspond to hold time on that chart.

[Question 3]

Please tell me which Parameter No. correspond to hold time on I2C timing chart of TM4C1290NCZAD (Appendix I).



[Answer 3]

The standard data hold time of SDA is from spec I4. To get a more specific answer you need to use a specific example. What frequency is the system clock and what is the targeted I2C speed?

Best Regards, Bob Crosby

[Question 4]

For our example below.

```
I2C Standard Mode
```

In this case, How many system clocks needed for minimum hold time? Please tell me a method to derive the minimum hold time.

[Answer 4]

When acting as a master, the I2C provides a 7 system clock hold time or 7 * 8.33nS = 58.3nS. As a slave it provides a 2 system clock hold time or 16.66nS. When acting as a master reading data from a slave, Ons hold time is required as the data is sampled in the middle of the high period of SCL.

Best Regards, Bob Crosby

[Question 5]

One more Question we have.

The following figure is a waveform of our application when acting as a master reading data from a slave.

This application meets the timing specification of Ons hold time, but the falling edge has some glitch in input threshold range of TM4C129ONCZAD as below.



y-axes : 1.0 V/DIV y-axes : 500 mV/DIV

I wonder if a monotonicity of the falling edge of SCL should be needed when a master reading data from a slave? or "don't care", and no problem?

Please tell me if TM4C1290NCZAD has an allowable spike time on bus?

[Answer 5]

The reflection on SCL is not likely a problem for the TM4C129 as it is the master and it is driving the clock. If bad enough it could be a problem for the slave. Treat SCL as a transmission line. If you have not already done so, put the pullup resistor at the slave end of the SCL line to help terminate it. You might even add an AC coupled termination at the slave end. How long are your SDA and SCL lines? Are they PCB traces or wires? What value of pullup are you using and where is it placed?

Best Regards, Bob Crosby

[Question 6]


Is there an objective criterion of allowable spike time of TM4C129?

I will close this issue if you could answer this question in yes or no.


If your answer is 'YES', let me know the criterion. Then I will try to meet it you answered.


If your answer is 'NO', I will try to modify the falling edge of SCL to get monotonicity in a range of input threshold of TM4C129 as followings.

 \bullet Method1 : adjustment of drive current on TM4C129 port $\underline{\textbf{Example}}$



 \bullet Method2 : adjustment of dumping resister placed on SCL output of TM4C129 $\underline{\text{Example}}$





Dumping resister $22\,\Omega$ Monotonicity Bad!

Dumping resister $240\,\Omega$ Monotonicity OK

● Appendix I : TM4C1290NCZAD I2C Timing Specification


Inter-Integrated Circuit (I²C) Interface

Table 26-48. I²C Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit	
l1 ^a	T _{SCH}	Start condition hold time		-		system clocks	
12 ^a	T _{LP}	Clock Low period		-	- system clo		
13 _p	T _{SRT}	I2CSCL/I2CSDA rise time (V _{IL} =0.5 V to V _{IH} =2.4 V)	233	載	(see note b)	ote ns	
14	Тон	Data hold time (slave)	873	2	18.0	system clocks	
		Data hold time (master)	14-3	7	140	system clocks	
15°	T _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	(**)	9	10	ns	
16 ^a	Тнт	Clock High time	24	-	1.50	system clocks	
17	T _{DS}	Data setup time	18	-	57.0	system clocks	
18ª	T _{SCSR}	Start condition setup time (for repeated start condition only)	36	20	320	system clocks	
19 ^a	T _{SCS}	Stop condition setup time	24	-	340	system clocks	
<mark>1</mark> 10	T _{DV}	Data Valid (slave)		2	1.00	system clocks	
		Data Valid (master)	<u></u>	(6 * (1 + TPR)) + 1	33.0	system clocks	

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register, a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

Figure 26-33. I²C Timing



b. Because I2CSCL and I2CSDA operate as open-drain-type signals, which the controller can only actively drive low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

● Appendix II : Example of Common I2C Timing Specification

*Unless otherwise specified, GND = 0 V , VDD= 1.6 V \sim 5.5 V , Ta = -40° C \sim +85°C

Item	Symbol _	Standard-Mode (fsct=100kHz)		Fast-Mode (fsct=400kHz)		Unit
		Min.	Max.	Min.	Max. 400	kHz
SCL clock frequency			100	*		
Start condition setup time	tsu;sta	4.7		0.6		μs
Start condition hold time	thd;sta	4.0		0.6		μS
Data setup time	tsu;dat	250		100		ns
Data hold time	thd;dat	0		0		ns
Stop condition setup time	tsu;sто	4.0		0.6	34	μs
Bus idle time between start condition and stop condition	tвuғ	4.7		1.3		μs
Time when SCL = "L"	tLow	4.7		1.3		μS
Time when SCL = "H"	thigh	4.0		0.6		μS
Rise time for SCL and SDA	tr		1.0		0.3	μs
Fall time for SCL and SDA	tr		0.3		0.3	μS
Allowable spike time on bus	tsp		50		50	ns

