
TI MCU TM4C1290NCZAD: I2C Master Data Read

EIZO Co. 2019.12.18

1. Description of I2C Master Data Read with TM4C1290NCZAD

The following figure is a scheme of I2C master with TM4C1290NCZAD. I have some questions in a case of master data read.



[Question 1]

IN this case, we must fulfill data setup time (I7: over 18 system clocks).

🔆 refer to next page

Is that data setup time (I7) only one spec I should fulfill for read data latch in ${\tt TM4C1290NCZAD}$?

[Question 2]

Dose the falling edge of SCL of TM4C1290NCZAD needs for read data latch?

2. TM4C1290NCZAD I2C Timing Specification


Inter-Integrated Circuit (I²C) Interface

Table 26-48, I²C Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 ^a	T _{SCH}	Start condition hold time	36	-	-	system clocks
12ª	T _{LP}	Clock Low period	36	-	17.5	system clocks
13 _p	T _{SRT}	I2CSCL/I2CSDA rise time (V _{IL} =0.5 V to V _{IH} =2.4 V)	¥33	製	(see note b)	ns
14	Трн	Data hold time (slave)	SE2	2	38.0	system clocks
		Data hold time (master)	6 -3	7	190	system clocks
15°	T _{SFT}	12CSCL/12CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	8	9	10	ns
16 ^a	Тнт	Clock High time	24	-	5.50	system clocks
17	T _{DS}	Data setup time	18		120	system clocks
18ª	T _{SCSR}	Start condition setup time (for repeated start condition only)	36	22	2	system clocks
19 ^a	T _{SCS}	Stop condition setup time	24			system clocks
l10	T _{DV}	Data Valid (slave)	⊙ €	2	1.00	system clocks
		Data Valid (master)	4	(6 * (1 + TPR)) + 1	37.0	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register, a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

Figure 26-33. I²C Timing



b. Because I2CSCL and I2CSDA operate as open-drain-type signals, which the controller can only actively drive low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.