

<b>Thread Tracking Toolkit</b> <a href="#">Show/Hide</a> <a href="#">Account Look-Up Tool</a>			
<b>Thread ID:</b> 1350594	<b>Account:</b>	<b>Region:</b>	<b>Company:</b> Texas Instruments
<b>Thread Status</b> (Internal only) <div>Waiting for Customer ▼</div>	<b>Priority</b> <div>Normal ▼</div>	<b>Assign</b> <div>j-gundavarapu@ti.cc</div> <p>Email addresses entered above will receive a one-time email notifying them of assignment to this thread <b>and</b> will be automatically email subscribed to all subsequent replies.</p>	<b>Notify</b> <div></div> <p>Email addresses/lists entered above will receive a one-time email notifying them of this thread.</p>
<b>Responsible Organization</b> <div>--[ASM] ASM-IND ▼</div>			
<b>Notes:</b> <div>[ZF 04-17-24] Assigning to Jagadish G {TOPIC} RM46/SPI</div>			
<b>Submit</b> Click "Submit" button to save any changes above.			

## RM46L852: Arm-based microcontrollers - INTERNAL forum



Alex Paul  
139.187.34.35

Expert 3581 points

Texas Instruments

**Part Number:** RM46L852

**Other Parts Discussed in Thread:** TMS570LC435Z, HALCOGEN

Hi experts,

My customer ABB motion just found the following issue in our HErcules Part:

We have a problem to send data from Hercules SPI slave to the master. Data from master works correctly and can be received without any issues (only a bit weird thing is that data is received correctly despite of POLARITY or PHASE setting, all 4 of them works in Hercules receive...).

The problem is that MSB bits of the byte(s) are consistently lost after the initial start byte.

If Hercules sends 0xFF 0xFF master sees FF 7F

If Hercules sends 0xFF 0x80 master sees FF 00

We have reduced the setup to simple test code, 2pcs of 0xFF is put to the SPI DAT0 buffer waiting for CS activation and then we scope what happens in the bus

```
// clear all buffers (SPIEN), also send PEND bit for TX in enable

vSpiDisable( SPI_COMM_DEV );

vSpiEnable( SPI_COMM_DEV );

#if defined(SSOM)

    CU_SPI_CS_LOW; // CS as LOW

#endif

    SPI_COMM_DEV->DAT0 = 0xFF;

    SPI_COMM_DEV->DAT0 = 0xFF; // at this point the FLG-register TXINTFLG goes to 0 == shift register and next
byte waiting for sending

    dmaSetChEnable( (uint32)DMA_CH_COMM_RX, (uint32)DMA_HW ); // Enable DMA channel, RX first

    //dmaSetChEnable( (uint32)DMA_CH_COMM_TX, (uint32)DMA_HW ); // Enable DMA channel

#if defined(AFSO_42)

    (void)HAL_tDevWriteIntIo(SPI_ENA, IO_LOW); // allow master sending


#endif

TEAL line = Hercules SOMI (data to master)
Yellow = Hercules SIMO (data from master, not interesting but it's data output/sampling logic can be seen)
Purple = CS
Blue = CLK

So master runs data so that data is updated on rising edge and latched in falling edge. By standard SPI definition
this is mode 2 (CPOL=1, CPHA=0) since CLK idles in 3v3 state.

So we need/should to use Hercules POLARITY=1 setting since clock idles at 3v3. And just by looking standard SPI
definition the POLARITY=1, PHASE=0 should be correct one (but read forward).
```

- With Hercules POLARITY=1 and PHASE=0 setting situation looks like this. Hercules does not arm the data to be ready for CLK when CS activates. So master sees 1<sup>st</sup> bit as 0 when it samples it at falling edge.




It technically matches to this one, and we can even see that outputting and latching wont match what master expects (master outputs in rising and this mode in falling)

Manual also nicely illustrates that after DAT write it requires CLK to get data into the line

With POLARITY=0, PHASE=0 setting se output of the data is even more delayed

**Figure 27-10. Clock Mode with Polarity = 1 and Phase = 0**




It yet again works like said, but the problem is again that data is not armed at CS, only when CLK edges are seen. Now the output&latch sequence is same

It is also worth to note that data goes to 0 after 16CLK. So even the 1<sup>st</sup> CLK is missed the data ends correctly.


similarly here

**Figure 27-8. Clock Mode with Polarity = 0 and Phase = 0**



So this one would do what we want, data is armed on DAT write and outputted on rising & latched on falling just as master does:

Figure 27-11. Clock Mode with Polarity = 1 and Phase = 1




With POLARITY=1, PHASE=1 it looks like this. Data is “armed” to the line before the clock starts running but then something weird happens in byte boundary.



It is also worth to note that in PHASE=1 mode this does not honor/listen CS at all, data looks to be outputted whenever DAT is written despite of CS state (how this would work in multi slave chain??).



Closeup of the byte boundary. Master sent data 09 35 in this case. 1<sup>st</sup> cursor marks the data update point for the MSB of the 2<sup>nd</sup> byte. Hercules starts to output 0 (why, if I had written 0xFF 0xFF) and then surprisingly near falling edge starts correct the line into proper state




Basically it looks the that “correction” starts even before the falling edge since on edge it is already in 1 state



We can also see the data ends correctly and Hercules starts to output 0 exactly as 3<sup>rd</sup> byte MSB bit point in rising edge.



It does not matter do we write 0x80 or what, the behavior is same if then MSB bit is 1. Here is FF 80 write.



So how to say, everything would work OK with POL=1, PHASE=1 setting if we do not send a value over 127dec. All MSB bits after the 1<sup>st</sup> byte will get eaten away by that weird state change in between bytes.

We have used this same protocol before successfully so that Hercules has been master. But now based on above screenshots it is obvious that with any of settings this cannot work when Hercules is slave. We are normally using the DMA and I started even to wonder that cannot DMA move data to the DAT0 so that in between bytes it would start output 0 and then data comes to BUF and shift register, but this cannot be the problem for 2 reason:

- There is data always in shift register so DMA has 1 byte time to move next byte into it
- since we can manually prefill 2 bytes and we got those bytes output it is obvious that those 2 bytes has been there since CLK starts and still the odd in between bytes 0 value appears.

There cannot be this kind of a problem in this SPI peripheral so only option is that some settings are not correct? But I cannot find anything meaningful which could affect to this one, also tried to read data sheet SLAVE timings (table 7-36 and 7-35) but no luck in that sector either.

the only ? part was this one. How ever I tried like 7 different PS value in between 0..255 and observed behavior stays exactly same so looks like in principle this PS setting does not have any effect to outside functionality.

(5) When the SPI is in Slave mode, the following must be true:

For PS values from 1 to 255:  $t_c(\text{SPC})S \geq (PS + 1)t_c(\text{VCLK}) \geq 40\text{ns}$ , where PS is the prescale value set in the SPIFMTx.[15:8] register bits.

For PS values of 0:  $t_c(\text{SPC})S = 2t_c(\text{VCLK}) \geq 40\text{ns}$ .

For the slave the  $t_c$  is min 40ns this 25MHz master clock.

VCLK of the SPI module is 110MHz so ~9ns.

$2 \times 9\text{ns} \geq 40$  // not true so cannot use PS = 0 value

$(4+1) \times 9\text{ns} \geq 40$

master CLK is ~80ns => 12,5MHz so PS should be

$4 \times 9 = 36$  // not ok

$5 \times 9 = 45$  // ok

$6 \times 9 = 54$  // ok

$7 \times 9 = 63$  // ok

$8 \times 9 = 72$  // ok

$9 \times 9 = 81$  // not ok

meaning PS values in between 5-1 and 9-1 => 4 to 8 should be acceptable

This also means that maximum supported CLK is not 40ns/25MHz because of PS.  $45\text{ns} = 22,2\text{MHz}$  with this VCLK (110Mhz) setting

Here should be all key settings (DMAREQ\_EN is set in INT0)

Register	Value
W0SPI0_CFGCR0	0x00000000
W0SPI0_CFGCR1	0x01000000
W0SPI0_CFGCR2	0
W0SPI0_CFGCR3	0
W0SPI0_CFGCR4	0
W0SPI0_CFGCR5	0
W0SPI0_CFGCR6	0
W0SPI0_CFGCR7	0
W0SPI0_CFGCR8	0
W0SPI0_CFGCR9	0
W0SPI0_CFGCR10	0
W0SPI0_CFGCR11	0
W0SPI0_CFGCR12	0
W0SPI0_CFGCR13	0
W0SPI0_CFGCR14	0
W0SPI0_CFGCR15	0
W0SPI0_CFGCR16	0
W0SPI0_CFGCR17	0
W0SPI0_CFGCR18	0
W0SPI0_CFGCR19	0
W0SPI0_CFGCR20	0
W0SPI0_CFGCR21	0
W0SPI0_CFGCR22	0
W0SPI0_CFGCR23	0
W0SPI0_CFGCR24	0
W0SPI0_CFGCR25	0
W0SPI0_CFGCR26	0
W0SPI0_CFGCR27	0
W0SPI0_CFGCR28	0
W0SPI0_CFGCR29	0
W0SPI0_CFGCR30	0
W0SPI0_CFGCR31	0
W0SPI0_CFGCR32	0
W0SPI0_CFGCR33	0
W0SPI0_CFGCR34	0
W0SPI0_CFGCR35	0
W0SPI0_CFGCR36	0
W0SPI0_CFGCR37	0
W0SPI0_CFGCR38	0
W0SPI0_CFGCR39	0
W0SPI0_CFGCR40	0
W0SPI0_CFGCR41	0
W0SPI0_CFGCR42	0
W0SPI0_CFGCR43	0
W0SPI0_CFGCR44	0
W0SPI0_CFGCR45	0
W0SPI0_CFGCR46	0
W0SPI0_CFGCR47	0
W0SPI0_CFGCR48	0
W0SPI0_CFGCR49	0
W0SPI0_CFGCR50	0
W0SPI0_CFGCR51	0
W0SPI0_CFGCR52	0
W0SPI0_CFGCR53	0
W0SPI0_CFGCR54	0
W0SPI0_CFGCR55	0
W0SPI0_CFGCR56	0
W0SPI0_CFGCR57	0
W0SPI0_CFGCR58	0
W0SPI0_CFGCR59	0
W0SPI0_CFGCR60	0
W0SPI0_CFGCR61	0
W0SPI0_CFGCR62	0
W0SPI0_CFGCR63	0
W0SPI0_CFGCR64	0
W0SPI0_CFGCR65	0
W0SPI0_CFGCR66	0
W0SPI0_CFGCR67	0
W0SPI0_CFGCR68	0
W0SPI0_CFGCR69	0
W0SPI0_CFGCR70	0
W0SPI0_CFGCR71	0
W0SPI0_CFGCR72	0
W0SPI0_CFGCR73	0
W0SPI0_CFGCR74	0
W0SPI0_CFGCR75	0
W0SPI0_CFGCR76	0
W0SPI0_CFGCR77	0
W0SPI0_CFGCR78	0
W0SPI0_CFGCR79	0
W0SPI0_CFGCR80	0
W0SPI0_CFGCR81	0
W0SPI0_CFGCR82	0
W0SPI0_CFGCR83	0
W0SPI0_CFGCR84	0
W0SPI0_CFGCR85	0
W0SPI0_CFGCR86	0
W0SPI0_CFGCR87	0
W0SPI0_CFGCR88	0
W0SPI0_CFGCR89	0
W0SPI0_CFGCR90	0
W0SPI0_CFGCR91	0
W0SPI0_CFGCR92	0
W0SPI0_CFGCR93	0
W0SPI0_CFGCR94	0
W0SPI0_CFGCR95	0
W0SPI0_CFGCR96	0
W0SPI0_CFGCR97	0
W0SPI0_CFGCR98	0
W0SPI0_CFGCR99	0
W0SPI0_CFGCR100	0
W0SPI0_CFGCR101	0
W0SPI0_CFGCR102	0
W0SPI0_CFGCR103	0
W0SPI0_CFGCR104	0
W0SPI0_CFGCR105	0
W0SPI0_CFGCR106	0
W0SPI0_CFGCR107	0
W0SPI0_CFGCR108	0
W0SPI0_CFGCR109	0
W0SPI0_CFGCR110	0
W0SPI0_CFGCR111	0
W0SPI0_CFGCR112	0
W0SPI0_CFGCR113	0
W0SPI0_CFGCR114	0
W0SPI0_CFGCR115	0
W0SPI0_CFGCR116	0
W0SPI0_CFGCR117	0
W0SPI0_CFGCR118	0
W0SPI0_CFGCR119	0
W0SPI0_CFGCR120	0
W0SPI0_CFGCR121	0
W0SPI0_CFGCR122	0
W0SPI0_CFGCR123	0
W0SPI0_CFGCR124	0
W0SPI0_CFGCR125	0
W0SPI0_CFGCR126	0
W0SPI0_CFGCR127	0
W0SPI0_CFGCR128	0
W0SPI0_CFGCR129	0
W0SPI0_CFGCR130	0
W0SPI0_CFGCR131	0
W0SPI0_CFGCR132	0
W0SPI0_CFGCR133	0
W0SPI0_CFGCR134	0
W0SPI0_CFGCR135	0
W0SPI0_CFGCR136	0
W0SPI0_CFGCR137	0
W0SPI0_CFGCR138	0
W0SPI0_CFGCR139	0
W0SPI0_CFGCR140	0
W0SPI0_CFGCR141	0
W0SPI0_CFGCR142	0
W0SPI0_CFGCR143	0
W0SPI0_CFGCR144	0
W0SPI0_CFGCR145	0
W0SPI0_CFGCR146	0
W0SPI0_CFGCR147	0
W0SPI0_CFGCR148	0
W0SPI0_CFGCR149	0
W0SPI0_CFGCR150	0
W0SPI0_CFGCR151	0
W0SPI0_CFGCR152	0
W0SPI0_CFGCR153	0
W0SPI0_CFGCR154	0
W0SPI0_CFGCR155	0
W0SPI0_CFGCR156	0
W0SPI0_CFGCR157	0
W0SPI0_CFGCR158	0
W0SPI0_CFGCR159	0
W0SPI0_CFGCR160	0
W0SPI0_CFGCR161	0
W0SPI0_CFGCR162	0
W0SPI0_CFGCR163	0
W0SPI0_CFGCR164	0
W0SPI0_CFGCR165	0
W0SPI0_CFGCR166	0
W0SPI0_CFGCR167	0
W0SPI0_CFGCR168	0
W0SPI0_CFGCR169	0
W0SPI0_CFGCR170	0
W0SPI0_CFGCR171	0
W0SPI0_CFGCR172	0
W0SPI0_CFGCR173	0
W0SPI0_CFGCR174	0
W0SPI0_CFGCR175	0
W0SPI0_CFGCR176	0
W0SPI0_CFGCR177	0
W0SPI0_CFGCR178	0
W0SPI0_CFGCR179	0
W0SPI0_CFGCR180	0
W0SPI0_CFGCR181	0
W0SPI0_CFGCR182	0
W0SPI0_CFGCR183	0
W0SPI0_CFGCR184	0
W0SPI0_CFGCR185	0
W0SPI0_CFGCR186	0
W0SPI0_CFGCR187	0
W0SPI0_CFGCR188	0
W0SPI0_CFGCR189	0
W0SPI0_CFGCR190	0
W0SPI0_CFGCR191	0
W0SPI0_CFGCR192	0
W0SPI0_CFGCR193	0
W0SPI0_CFGCR194	0
W0SPI0_CFGCR195	0
W0SPI0_CFGCR196	0
W0SPI0_CFGCR197	0
W0SPI0_CFGCR198	0
W0SPI0_CFGCR199	0
W0SPI0_CFGCR200	0
W0SPI0_CFGCR201	0
W0SPI0_CFGCR202	0
W0SPI0_CFGCR203	0
W0SPI0_CFGCR204	0
W0SPI0_CFGCR205	0
W0SPI0_CFGCR206	0
W0SPI0_CFGCR207	0
W0SPI0_CFGCR208	0
W0SPI0_CFGCR209	0
W0SPI0_CFGCR210	0
W0SPI0_CFGCR211	0
W0SPI0_CFGCR212	0
W0SPI0_CFGCR213	0
W0SPI0_CFGCR214	0
W0SPI0_CFGCR215	0
W0SPI0_CFGCR216	0
W0SPI0_CFGCR217	0
W0SPI0_CFGCR218	0
W0SPI0_CFGCR219	0
W0SPI0_CFGCR220	0
W0SPI0_CFGCR221	0
W0SPI0_CFGCR222	0
W0SPI0_CFGCR223	0
W0SPI0_CFGCR224	0
W0SPI0_CFGCR225	0
W0SPI0_CFGCR226	0
W0SPI0_CFGCR227	0
W0SPI0_CFGCR228	0
W0SPI0_CFGCR229	0
W0SPI0_CFGCR230	0
W0SPI0_CFGCR231	0
W0SPI0_CFGCR232	0
W0SPI0_CFGCR233	0
W0SPI0_CFGCR234	0
W0SPI0_CFGCR235	0
W0SPI0_CFGCR236	0
W0SPI0_CFGCR237	0
W0SPI0_CFGCR238	0
W0SPI0_CFGCR239	0
W0SPI0_CFGCR240	0
W0SPI0_CFGCR241	0
W0SPI0_CFGCR242	0
W0SPI0_CFGCR243	0
W0SPI0_CFGCR244	0
W0SPI0_CFGCR245	0
W0SPI0_CFGCR246	0
W0SPI0_CFGCR247	0
W0SPI0_CFGCR248	0
W0SPI0_CFGCR249	0
W0SPI0_CFGCR250	0
W0SPI0_CFGCR251	0
W0SPI0_CFGCR252	0
W0SPI0_CFGCR253	0
W0SPI0_CFGCR254	0
W0SPI0_CFGCR255	0

DAT1: CSNR does not have any effect. Similar in between 0 is seen with any value. Also with PHASE=1 the data is outputted similarly way before CS despite is the CSNR 0, 1, 0x3E. We have muxed for the SPI use only CS\_0 all others are GIO. With that 0x3E value in master mode the CS\_0 (SPI\_CS\_0 = 0xFE) was controlled properly. It is weird that in spi.h the value is 0xFE when in TRM table 27-24 is says that CS\_0 CSNR value is 1. So look like somewhere something is bit inverted...

For me it also looks that Hercules POLARITY and PHASE settings does not match to standard SPI definition, looks like POL=1, PHA=1 is mod2 and not mod3 as one would figure from binary combination of the digits.

I'll want to that, that the behavior is exactly same with TX DMA enabled we send

FF FE FD FC FB ...42. 84.... FB FC FD FE FF

and master sees

7F 7E 7D 7C 7B ...02. 04.... 7B 7C 7D 7E 7F

So there is nothing wrong in the protocol logic/DMA usage, it is just that observed bus state with various POL/PHASE settings which causes the "data corruption" it cannot work with these settings.

In overall following observation we made, please advice especially on item 1

1. MSB bits are lost
2. POL/PHASE does not effect to receiving at all
3. DAT1:CSNR definitions in spi.h and TRM are conflicting
4. FMTn: PRESCALER looks to have no effect what ever what it is

Would nice if you could help here.

Regards,

Alex

17 days ago



**jagadish gundavarapu** 2409:40f0:2f:82ce:70a5:5f12:7117:b482 15 days ago

**TI\_Mastermind** 40145 points

Hi Alex,

Can you please ask customer to verify below thread:

[\(+ \) TMS570LS3137: MibSPI Slave -> Master transfer 1st value missing first bit - Arm-based microcontrollers forum - Arm-based microcontrollers - TI E2E support forums](#)

Ask them to try the workaround i gave in above thread once, i felt it is very similar issue.

—

Thanks & Regards,

Jagadish.



**Alex Paul** 139.187.34.35 11 days ago in reply to jagadish gundavarapu

**TI\_Expert** 3581 points

Hi Jagadish,

This does not solve the issue at all.

My customer assumes that there is something going wrong with the HW or HW-drivers.

He put some effort in there to debug the issue.

I forwarded you the E-Mail chain.

Regards,

Alex



**jagadish gundavarapu** 139.187.34.35 3 days ago in reply to [Alex Paul](#)

**TI\_Mastermind** 40145 points

Hi Alex Paul,

I think customer tested with two RM46 boards one as SPI master and other one as SPI slave.


As i don't have two RM46 boards, i tested with one TMS570LC4357 as master and one RM46 as slave.

Here i didn't get any issues in communication.

Here i am sending two characters of 0x0000 and 0x0001 from master to slave, similarly i am sending two characters of 0xFFFF and 0xFF80 from the slave.

### 1. Output when CPOL=0 and CPHA=0:


Waveforms between two:



Master receiving data on debug:




Slave receiving data on serial port:



### 1. Output when CPOL=1 and CPHA=0:

Waveforms between two:





Master receiving data on debug:



Slave receiving data on serial port:



Here are my testing codes for the reference:

[SPI\\_MASTER\\_TEST\\_LC4357.zip](#)

[SPI\\_Slave\\_TEST\\_RM46.zip](#)

Here i am suggesting customer to first compare my codes and his codes. If there were any difference (HALCoGen settings or code) between them then customer can change his codes according to mine once and can do the test. If customer facing issues, even after making changes also then we will setup a live debugging session and work on the issue again.

--

Thanks & regards,  
Jagadish.

.

About TI

---

Quick links

---

Buying

---

Connect with us

---

Texas Instruments has been making progress possible for decades. We are a global semiconductor company that designs, manufactures, tests and sells analog and embedded processing chips. Our products help our customers efficiently manage power, accurately sense and transmit data and provide the core control or processing in their designs.

| [Accessibility](#) | [Cookie policy](#) | [Privacy policy](#) | [Terms of sale](#) | [Terms of use](#) | [Trademarks](#)

| [Website feedback](#)

© Copyright 1995-2024 Texas Instruments Incorporated. All rights reserved.

[Previewing Staged Changes](#)