# Designing with Texas Instruments Field-Programmable Logic 

 Robert K. Breuninger and Loren E. SchieleContributors
Bob Gruebel, Renee Tanaka, Jim Ptasinski

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. Tl advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does Tl warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Tl covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

## Contents

Title Page
FIELD-PROGRAMMABLE LOGIC ADVANTAGES ..... 1
PAL ${ }^{\circledR}$ and FPLA Symbology ..... 1
Family Architectures ..... 2
PAL Options ..... 3
Polarity Fuse ..... 3
Input Registers ..... 3
Input Latches ..... 3
Programming ..... 6
Design Example ..... 6
Example Requirements ..... 7
PAL Implementation ..... 7
PAL Selection ..... 8
Clock Selector Details ..... 8
4-Bit Binary Counter Details ..... 10
Binary/Decade Count Details ..... 10
Fuse Map Details ..... 11
Advanced Software ..... 15
Performance ..... 15
ADDRESS FOR PROGRAMMING AND SOFTWARE MANUFACTURERS ..... 18
Hardware Manufacturers ..... 18
Software Manufacturers ..... 18${ }^{*}$ PAL is a registered trademark of Monolithic Memories Inc.

## List of Illustrations

Figure Title Page
1 Basic Symbology ..... 1
2 Basic Symbology Example ..... 2
3 PROM Architecture ..... 2
4 PAL Architecture ..... 2
5 FPLA Architecture ..... 3
6 TIBPAL16L8 Logic Diagram ..... 4
7 TIBPAL16R8 Logic Diagram ..... 5
8 Polarity Selection ..... 6
9 Input Register Selection ..... 6
10 Input Latch Selection ..... 7
11 PAL Process Flow Diagram ..... 7
12 Counter Implementation With Standard Logic ..... 8
13 TIBPAL16R4 Logic Diagram ..... 9
14 Karnaugh Map for CLKOUT ..... 10
15 Karnaugh Map for CLKOUT ..... 10
16 Karnaugh Maps ..... 11
17 TIBPAL16R4 Logic Diagram ..... 12
18 Pin ID and Logic Equations ..... 13
19 Fuse Map ..... 14
20 Source File for ABEL ..... 16
21 ABEL Output Documentation ..... 17
suo!peo! ${ }^{\text {dd }} \boldsymbol{V}$
List of Tables
Table Title Page
1 Clock Selection ..... 7
2 Function Table ..... 8
3 Truth Table ..... 10
4 Truth Table ..... 11

## INTRODUCTION

The purpose of this application report is to provide the first time user of field-programmable logic with a basic understanding of this new and powerful technology. The term "Field-Programmable Logic" refers to any device supplied with an uncommitted logic array, which the user programs to his own specific function. The most common, and widely known field-programmable logic family is the PROM, or Programmable Read-Only Memory. Relatively new entries into this expanding family of devices are the PAL ${ }^{\text {(13 }}$ and FPLA. This report will primarily concentrate on the PAL family of programmable logic.

## FIELD-PROGRAMMABLE LOGIC ADVANTAGES

Field-programmable logic offers many advantages to the system designer who presently is using several standard catalog SSI and MSI functions. Listed below are just a few of the benefits which are achievable when using programmable logic.

1. Package Count Reduction: typically, 3 to 6 MSI/SSI functions can be replaced with one PAL or FPLA.
2. PC Board Area Reduced: Fewer devices consume less PC board space. This results in lower PC board cost.
3. Circuit Flexibility: Programmability allows for minor circuit changes without changing PC boards.
4. Improved Reliability: With fewer PC interconnects, overall system reliability increases.
5. Shorter Design Cycle: When compared with standard-cell or gate-array approaches, custom functions can be implemented much more quickly.
The PAL and FPLA, will fill the gap between standard logic and large scale integration. The versatility of these devices provide a very powerful tool for the . system designer.

## PAL AND FPLA SYMBOLOGY

In order to keep PAL and FPLA logic easy to understand and use, a special convention has been adopted. Figure 1 is the representation for a 3-input AND gate. Note that only one line is shown as the input to the AND gate. This line is commonly refered to as the product line. The inputs are shown as vertical lines, and at the intersection of these lines are the programmable fuses.

An X represents an intact fuse. This makes that input, part of the product term. No X represents a blown fuse. This means that input will not be part of the product term (in Figure 1, input B is not part of the product term). A dot at the intersection of any line represents a hard wire connection.


Figure 1. Basic Symbology
In Figure 2, we will extend the symbology to develop a simple 2 -input programmable AND array feeding an OR gate. Notice that buffers have been added to the inputs, which provide both true and complement outputs to the product lines. The intersection of the input terms form a $4 \times 3$ programmable AND array. From the above symbology, we can see that the output of the OR gate is programmed to the following equation, $A \bar{B}+\overline{\mathrm{A}} \mathrm{B}$. Note that the bottom AND gate has an X marked inside the gate symbol. This means that all fuses are left intact, which results in that product line not having any effect on the sum term. In other words, the output of the AND gate will be a logic 0 . When all the fuses are blown on a product line, the output of the AND gate will always be a logic 1. This has the effect of locking up the output of the OR gate to a logic level 1.


## FAMILY ARCHITECTURES

As stated before, the PROM was the first widely used programmable logic family. Its basic architecture is an input decoder configured from AND gates, combined with a programmable OR matrix on the outputs. As shown in Figure 3, this allows every output to be programmed individually from every possible input combination. In this example, a PROM with 4 inputs has $2^{4}$, or 16 possible input combinations. With the output word width being 4 bits, each of the $16 \times 4$ bit words can be


Figure 3. PROM Architecture
programmed individually. Applications such as data storage tables, character generators, and code converters, are just a few design examples which are ideally suited for the PROM. In general, any application which requires every input combination to be programmable, is a good candidate for a PROM. However, PROMs have difficulty accommodating large numbers of input variables. Eventually, the size of the fuse matrix will become prohibitive because for each input variable added, the size of the fuse matrix doubles. Currently, manufacturers are not producing PROMs with over 13 inputs.


Figure 4. PAL Architecture

To overcome the limitation of a restricted number of inputs, the PAL utilizes a slightly different architecture as shown in Figure 4. The same AND-OR implementation is used as with PROMs, but now the input AND array is programmable instead of the output OR array. This has the effect of restricting the output OR array to a fixed number of input AND terms. The trade-off is that now, every output is not programmable from every input combination, but more inputs can be added without doubling the size of the fuse matrix. For example, If we were to expand the inputs on the PAL shown in Figure 4, to 10 , and on the PROM in Figure 3, to 10. We would see that the fuse matrix required for the PAL would be $20 \times 16$ ( 320 fuses) vs $4 \times 1024$ ( 4096 fuses for the PROM). It is important to realize that not every application requires every output be programmable from every input combination. This is what makes the PAL a viable product family.

The FPLA goes one step further in offering both a programmable AND array, and a programmable OR array (Figure 5). This feature makes the FPLA the most


Figure 5. FPLA Architecture
versatile device of the three, but usually impractical in most low complexity applications.

All three field-programmable logic approaches discussed have their own unique advantages and limitations. The best choice depends on the complexity of the function being implemented and the current cost of the devices themselves. It is important to realize, that a circuit solution may exist from more than one of these logic families.

## PAL OPTIONS

Figure 6 shows the logic diagram of the popular TIBPAL16L8. Its basic architecture is the same as discussed in the previous section, but with the addition of some special circuit features. First notice that the PAL has 10 simple inputs. In addition, 6 of the outputs operate as I/O ports. This allows feedback into the AND array. One AND gate in each product term controls each 3-state output. The architecture used in this PAL makes it very useful in generating all sorts of combinational logic.

Another important feature about the logic diagram, and all other block diagrams supplied from individual datasheets, are that there are no X's marked at every fuse location. From the previous convention; we stated that everywhere there was a intact fuse, there was an X . However, in order to make the logic diagram useful when generating specific functions, it is supplied with no X•s. This allows the user to insert the X's wherever an intact fuse is desired.

The basic concept of the TIBPAL16L8 can be expanded further to include D-type flip-flops on the outputs. An example of this is shown in Figure 7 with the TIBPAL16R8. This added feature allows the device to be configured as a counter, simple storage register, or similar clocked function.

Circuit variations which are available on other members of the TI PAL and FPLA family are explained below.

## Polarity Fuse

The polarity of the output can be selected via the fuse shown in Figure 8.

## Input Registers

On PALs equipped with this special feature, the option of having D-type input registers is fuse programmable. Figure 9 shows an example of this type of input. If the fuse is left intact, data enters on a low-high transition of the clock. If the fuse is blown, the register becomes permanently transparent and is equivalent to a normal input buffer.

## Input Latches

On PALs equipped with this special feature, the option of having input latches is fuse programmable.


Figure 6. TIBPAL16L8 Logic Diagram


Figure 7. TIBPAL16R8 Logic Diagram


INTACT: OUTPUT $=\mathbf{P O}+\mathbf{P} 1+\ldots+\mathbf{P n}$
BLOWN: OUTPUT $=\overline{\mathbf{P O}} \cdot \overline{\mathbf{P 1}} \cdot \ldots \cdot \overline{\mathbf{P n}}$
Figure 8. Polarity Selection
Figure 10 shows an example of this type of input. If the fuse is left intact, data enters while the control input is high. When the control input is low, the data that was present when the control input went low will be saved. If the fuse is blown, the latch becomes permanently transparent, and is equivalent to a normal input buffer.

## PROGRAMMING

Notice in Figure 7, that the product and input lines are numbered. This allows any specific fuse to be located anywhere in the fuse matrix. When the device is in the programming mode (as defined in the device data sheet), the individual product and input lines can be selected. The fuse at the intersection of these lines, can then be blown (programmed) with the defined programming pulse. Fortunately, the user seldom has to get involved with these actual details of programming, because there exist several commercially available programmers which handle this
function. Listed below are some of the manufacturers of this programming equipment.*

| Citel | Storey Systems |
| :--- | :--- |
| DATA I/O | Structured Design |
| Digelec | Sunrise Electronics |
| Kontron | Valley Data Science |
| Wavetec | Varix |

Stag Micro Systems
At Texas Instruments, we have coordinated with DATA I/O using their Model 19 for device characterization. Currently, DATA I/O, Sunrise, and Structured Design have been certified by Texas Instruments. Other programmers are now in the certification process. For a current list of certified programmers, please contact your local TI sales representative.

It should now be obvious to the reader, that the actual blowing of the fuses is not a problem. Instead, the real question is what fuses need to be blown to generate a particular function. Fortunately, this problem has also been greatly simplified by recent advances in computer software.

DATA I/O has developed a software package called ABEL ${ }^{\text {¹4 }}$. Also available is CUPL ${ }^{\text {Ty }}$, from Ássisted Technology. Both have been designed to be compatible with several different types of programmers. Both of these software packages greatly extend the capabilities of the original PALASM ${ }^{\text {r" }}$ program, and both can be run on most professional computers.

Before proceeding to a design example, it would be instructive to look at the simplified process flow of a PAL (Figure 11). This should help give the reader a better understanding of the basic steps necessary to generate a working device.

## DESIGN EXAMPLE

The easiest way to demonstrate the unique capabilities of the PAL is through a design example. It is

D-TYPE REGISTER
FUNCTION TABLE

| CLOCK | D | O | $\overline{\mathbf{Q}}$ |
| :---: | :---: | :---: | :---: |
| $\uparrow$ | H | H | L |
| $\uparrow$ | L | L | H |
| L | X | $\mathrm{O}_{\mathbf{0}}$ | $\overline{\mathrm{O}}_{\mathrm{o}}$ |

$\mathbf{o}_{\mathrm{O}}=$ THE STATE OF $\mathbf{Q}$ BEFORE CLOCK $\uparrow$

Figure 9. Input Register Selection

ABEL ${ }^{\text {ru }}$ is a trademark of DATA I/O.
CUPL ${ }^{r y}$ is a trademark of Assisted Technology, Inc.
PALASM ${ }^{\text {u }}$ is a trademark of Monolithic Memories Inc.


TRANSPARENT LATCH
FUNCTION TABLE

| ENABLE | D | O | $\overline{\mathrm{a}}$ |
| :---: | :---: | :---: | :---: |
| H | L | L | H |
| H | H | H | L |
| L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{\mathbf{0}}$ |

$\mathbf{a}_{0}=$ THE LEVEL OF $\mathbf{Q}$ BEFORE ENABLE $\downarrow$

Figure 10. Input Latch Selection


Figure 11. PAL Process Flow Diagram
hoped that through this example the reader will gain the basic understanding needed when applying the PAL in his own application. In some cases, this goal may only be to reduce existing logic, but the overall approach will be the same.

## EXAMPLE REQUIREMENTS

It is desired to generate a 4-bit binary counter which is fed by one of four clocks. There are two lines available for selecting the clocks, SEL1 and SEL0. Table 1 shows the required input for the selection of the clocks. In addition, it is desired that the counter be able to switch from binary to decade count. This feature is controlled by an input called BD. When BD is high, the counter should count in binary. When low, the counter should count in decade.

Figure 12 shows how this example could be implemented if standard data book functions were used.

Table 1. Clock Selection

| SEL1 | SEL0 | OUTPUT |
| :---: | :---: | :---: |
| 0 | 0 | CLKA |
| 0 | 1 | CLKB |
| 1 | 0 | CLKC |
| 1 | 1 | CLKD |

As can be seen, three MSI functions are required. The 'LS162 is used to generate the 4 -bit counter while the clock selection is handled by the ' LS 253 . The 'LS688 is an 8 -bit comparator which is used for selecting either the binary or decade count. In this example, only five of the eight comparator inputs are used. Four are used for comparing the counter outputs, while the other is used for the BD input. The comparator is hard-wired to go low whenever the BD input is low and the counter output is " 9 ". The $\overline{\mathrm{P}=\mathrm{Q}}$ output is then fed back to the synchronous clear input on the 'LS162. This will reset the counter to zero whenever this condition occurs.

## PAL IMPLEMENTATION

As stated before, the problem in programming a PAL is not in blowing the fuses, but rather what fuses need to be blown to generate a particular function. Fortunately, this problem has been greatly simplified by computer software, but before we examine these techniques, it is beneficial to explore the methods used in generating the logic equations. This will help develop an understanding, and appreciation for these advanced software packages.

From digital logic theory, we know that most any type of logic can be implemented in either AND-ORINVERT or AND-NOR form. This is the basic concept used in the PAL and FPLA. This allows classical techniques, such as Karnaugh Maps ${ }^{1}$ to be used in generating specific logic functions. As with the separate component example above, it is easier to break it into separate functions. The first one that we will look at is the clock selector, but remember that the overall goal will be to reduce this design example into one PAL.


Figure 12. Counter Implementation With Standard Logic

## PAL SELECTION

Before proceeding with the design for the clock selector, the first question which needs to be addressed is which PAL to use. As discussed earlier, there are several different types of output architectures. Looking at our example, we can see that four flip-flops with feedback will be required in the 4-bit counter, plus input clock and clear lines. In addition, seven inputs plus two simple outputs will be required in the clock selector and comparator. With this information in hand, we can see that the TIBPAL16R4 (Figure 13) will handle our application.

## CLOCK SELECTOR DETAILS

The first step in determining the logic equation for the clock selector is to generate a function table with all the possible input combinations. This is shown in Table 2. From this table, the Karnaugh map can be generated and is shown in Figure 14. The minimized equation for CLKOUT comes directly from this.

Table 2. Function Table
SEL1 SELO CLKA CLKB CLKC CLKD CLKOUT SEL1 SELO CLKA CLKB CLKC CLKD CLKOUT

| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 |  |  |  |


| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |  |  |  |



Figure 13. TIBPAL16R4 Logic Diagram

It is important to notice that the equation derived from the Karnaugh map is stated in AND-OR notation. The PAL that we have selected is implemented in ANDNOR logic. This means we either have to do DeMorgan's theorem on the equation, or solve the inverse of the Karnaugh map. Figure 15 shows the inverse of the Karnaugh map and the resulting equation. This equation can be easily implemented in the TIBPAL16R4.


Figure 14. Karnaugh Map for CLKOUT


$$
\begin{aligned}
& \overline{\mathbf{C L K O U T}}=\overline{\mathbf{S} 1} \overline{\mathbf{S O}} \bar{A}+\overline{\mathbf{S} 1 \mathbf{S O}} \overline{\mathrm{~B}}+\mathbf{S} \mathbf{S} \overline{\mathbf{S}} \overline{\mathrm{C}}+\mathbf{S} \mathbf{S O} \overline{\mathrm{D}}
\end{aligned}
$$

Figure 15. Karnaugh Map for CLKOUT

## 4-BIT BINARY COUNTER DETAILS

The same basic procedure used in determining the equations for the clock selector, is used in determining the equations for the 4-bit counter. The only difference is that now we are dealing with a present state, next state situation. This means a D-type flip-flop will be required in actual circuit implementation. As before, the truth table is generated first, and is shown in Table 3.

Table 3. Truth Table

| CLR | PRESENT STATE |  |  |  | NEXT STATE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Q3 | O2 | Q1 | Q0 | Q3 | Q2 | Q1 | Q0 |
| 0 | X | X | X | $x$ | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1. | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

From the truth table, the equations for each output can be derived from the Karnaugh map. This is shown in Figure 16. Note that the inverse of the truth table is being solved so that the equation will come out in AND-NOR logic form.

## BINARY/DECADE COUNT DETAILS

Recalling from the example requirements that the counter should count in decade whenever the BD input is low, we can again generate a truth table for this function (Table 4). Since the counter is already designed to count in binary, we can use this feature to simplify our design. What we desire is a circuit whose output goes low, whenever the BD input is equal to a logic level " 0 ", and the counter output is equal to " 9 ". This output can then be fed back to the CLR input of the counter so that it will reset whenever the BD input is low. Whenever the BD input is high, the output of the circuit should be a high since the counter will automatically count in binary. Notice that $\overline{\mathrm{Q}}$ shown in the truth table is the function we desire.


Figure 16. Karnaugh Maps

In this particular example, a Karnaugh map is not required because the equation cannot be further simplified. The resulting equation is given below.

$$
\overline{\mathrm{BD} \mathrm{OUT}}=\overline{\mathrm{BD}} \mathrm{Q} 3 \overline{\mathrm{Q} 2} \overline{\mathrm{Q} 1} \mathrm{Q} 0
$$

Table 4. Truth Table


| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

FUSE MAP DETAILS
Now that the logic equations have been defined, the next step will be to specify which fuses need to be blown. Before we do this however, we first need to label the input and output pins on the TIBPAL16R4. By using Figure 12 as a guide, we can make the following pin assignments in Figure 17.

```
PIN
\begin{tabular}{|c|c|c|c|}
\hline 1 & CLK & 20 & VCC \\
\hline 2 & SEL0 & 19 & CLKOUT \\
\hline 3 & SEL1 & 18 & NC \\
\hline 4 & CLKA & 17 & Q0 \\
\hline 5 & CLKB & 16 & Q1 \\
\hline 6 & CLKC & 15 & Q2 \\
\hline 7 & CLKD & 14 & Q3 \\
\hline 8 & CLR & 13 & \\
\hline 9 & BD & 12 & BD OUT \\
\hline & GND & & OE \\
\hline
\end{tabular}
```

With this information defined, we now need to insert the logic equations into the logic diagram as shown in Figure 17.


Figure 17. Programmed TIBPAL16R4

It is now probably obvious to the reader, that inserting the logic equations into the logic diagram is a tedious operation. Fortunately, a computer program called PALASM will perform this task automatically. All that is required is telling the program which device has been selected, and defining the input and output pins with
their appropriate logic equations (Figure 18). The program will then generate a fuse map (Figure 19) for the device selected. Notice that the fuse map looks very similar to the block diagram (Figure 17) which we have just completed by hand. In addition, this information can now be down loaded into the selected device programmer.
DEVICE TYPE $16 R 4$
PIN LIST NATAES =
PIN NLMEER $=1$ PIN NAME $=$ CLK
PIN NUMEER $=2$ FIN NAME $=$ SELO
PIN NLIMBER $=3$
FIN NUMEER $=4$
PIN NUMEER $=5$
PIN NUMBER $=6 \quad$ PIN NAHE $=$ CLKC
PIN NIMEER $=7 \quad$ PIN NAME $=$ CLKI
PIN NIMEER $=7$ PIN NAME $=$ ELKI
FIN NHHABER $=8$ PIN NAME $=$ ELR
PIN NUMEER $=9$ PIN NAME $=$ ED
FIN NUMBER $=10 \quad$ FIN NAME $=$ GNII
FIN NUNEER $=11$ FIN NAME $=10 E$
FIN NUMBER $=12 \quad$ FIN NAIEE $=$ EDOUIT
FIN NUMEEF $=13$ FIN NAME $=$ NC.
FIN NUMBER $=14$ PIN NAME $=$ NC.
FIN NIMEER $=15$ FIN NAME $=02$
PIN NUHBER $=16$ FIN NAME $=01$
PIN NUMEER $=17$ PIN NAME $=20$
FIN NUTAER $=13$ PIN NAME $=$ NL:
FIN NUMIBER $=19$ FIN NAME $=$ CLKOUT
FIN NIMEER $=20$ PIN NAME $=$ VCC
PIN NAME $=$ SEL 1
FIN NAME = CLKA
PIN NAME $=$ CLKE
PIN NAME $=80$
PIN NAITE $=$ NL
PIN NLMEER $=1$
PIN NIMMER $=2$
FIN NAME $=70 E$
FIN NAME $=$ EDOUIT
FIN NAME $=$ CLKO
PIN NAME $=$ VCC:
EXFRESSIONS AND LESCRIFTIUN =
EXPRESSION[ 1] =

EXPRESSION[ 2$]=$
$1 Q 0=/$ CLR +QO
EXPRESSION[ 3] =
$/ Q 1=/$ QLR $+/ 01 * / 20+01 * Q 0$
EXPRESSICINT $43=$
$102=/ \mathrm{CLR}+102 * / 01+02 * 01 * 00+/ 02 * / 00$
EXPRESSIONC 5] =
$/ 03=/ 0 \mathrm{CR}+/ 03 * / 02+103 * / 01+/ 03 * / 00+03 * 02 * 01 * 00$

Figure 18. Pin ID and Logic Equations
0.234567890123456739012345678901. /CLKOUT $=$

| -x- | -x | -X-- | ---- |  |  |  |  | 1 | - | /SELI*/SELO*/CLKA ${ }^{\text {+ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X--- | -x- |  | x- |  |  |  |  | 2 | - | /SEL. 1 *SELO*/CLKE* |
| -x-- | X--- |  | ---- | -x--- |  | ---- |  | 3 | - | SEL1*/SELO*/CLKC+ |
| X | X |  |  |  | -x-- |  |  | 4 | - | SELI*SELO*/CLKロ |
| XXXX | XXXX | XXXX | $x \times x \times$ | $x \times x \times$ | XXXX | XXXX | $x \times x \times$ | 5 | - |  |
| XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | $x \times x \times$ | XXXX | 6 |  |  |
| XXXX | XXXX | XXXX | XXXX | XXXX | XXXX | $x \times x \times$ | $x \times X X$ | 7 |  |  |

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx e XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX $\quad$ XXXX XXXX XXXX XXXX XXXX XXXX XXXXXXXX10XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 11 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 12XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 13 XXXX XXXX XXXX XXXX XXXX XXXX XXXXXXXX 14 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 1510

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xxxx | $x \times x x$ | $x \times x \times$ | $x \times x x$ | xxxx | $x \times x x$ | xxxx | $x \times x \times$ | 18 |  |
| $x \times x \times$ | $x \times x \times$ | $x \times x \times$ | $x \times x x$ | $x \times x x$ | $x \times x x$ | $x \times x \times$ | $x \times x \times$ | 1.9 |  |
| $x \times x \times$ | $x \times x \times$ | $x \times x \times$ | $x \times x x$ | $x \times x \times x$ | $x \times x \times x$ | $x \times x \times$ | XxXX | 20 |  |
| $X X X X$ | XXXX | $x \times x \times$ | $x \times x \times$ | $x \times x \times$ | $x \times x \times$ | $x \times x \times$ | $X X X X$ | 21 |  |
| $x \times x \times$ | $x \times x \times$ | XXXX | $x \times x$ x | $x \times x x$ | $x \times x x$ | $x \times x x$ | $x \times x \times$ | 22 |  |
| $x \times x \times$ | $X X X X$ | XXXX | XXXX | XXXX | XXXX | $x \times x$ x | $x \times x$ | 23 |  | $101=$



XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 28 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 29XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX $30-$ XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 31 -
$\qquad$


Figure 19. Fuse Map

## ADVANCED SOFTWARE

PALASM, while extremely useful in generating the fuse map, does little to help formulate the logic equations. This is what the new software packages such as ABEL and CUPL address. They not only generate the fuse map, but they also help in developing the logic equations. In most cases, they can generate the logic equations from simply providing the program with either a truth table or state diagram. In addition, they can test the logic equations against a set of test vectors. This helps ensure the designer gets the desired function.

These are only a few of the features available on these new advanced software packages. We recommend that the reader contact the specific manufacturers themselves to obtain the latest information available. For your convenience, at the end of this application note we have included the addresses and phone numbers for many of these programming and software companies.

As an example, we will approach our previous design utilizing DATA I/O's ABEL package. The purpose here is not to teach the reader how to use ABEL, but rather to give them a basic overview of this powerful software package. Figure 20 shows the source file required by ABEL. Note that the 4 -bit counter has been described with a state diagram table. When the ABEL program is complied, the logic equations will be generated from this. The equations for CLK OUT and BD OUT have been
given in their final form to demonstrate how ABEL would handle these. Also notice that test vectors are included for checking the logic equations. This is especially important when only the logic equations has been given.

Figure 21 shows some of the output documentation generated by the program. Notice that the equations generated for the counter, match the the ones generated by the Karnaugh maps. A pinout for the device has also been generated and displayed. The fuse map for the device has not been shown, but looks very similar to the one in Figure 19. As with the PALASM program, this information can be down loaded into the device programmer.

## PERFORMANCE

Up to this point, nothing has been said about the performance of these devices. The Standard High Speed PAL (indicated by an "A" after the device number) offered by TI has a maximum propagation of 25 ns from input to output, and $35 \mathrm{MHz} \mathrm{f}_{\text {max }}$. Also available is a new, higher speed family of devices called TIBPALs. These devices are functionally equivalent with the current family and offer a maximum propagation delay of 15 ns from input to output. They are also rated at $50 \mathrm{MHz} \mathrm{f}_{\text {max }}$. The higher speeds on these devices make them compatible with most high-speed logic families. This allows them to be designed into more critical speed path applications.
modisle BD CDINNT flan "-r2"
title 4-bit tinary/decade counter
ICI devire 'P1GRA':
" pin assinnments arid constant declarations
CLK-IN, SELO,SEL1,CLKA rin 1,2,3,4:
CLKB, CLKC, RLLKD pin S.A,7;
CLR, BD_IN, GE fin $8,9,11$;
BU. DUT, DLK_nUT pin 12.19.
QS, D2, 01,00 pin 14,15,16,17.
CK, L, $H, X, Z=-C, 0,1,-X,=$
OITPIT $=$ [03, D2, Di, 00]:

* romiter states
SO=^bOOOO; S4=^bの100; S8=^b1000; S12=^b1100;
S1=^60001; $55=\wedge b 0101 ; \quad 59=\wedge b 1001 ; \quad 513=\wedge b 1101$;

pquations
- Elack selector
CKKBIIT $=$ CLKA \% ISELO \% ISELI \# CLKR * ISELI \& SELO
\# CLKC \& SEL 1 \& !SELO \# CLKD \& SEL 1 \& SELO;
" count nine indicator for decade counting
BD_OUT $=$ ! (IBD_IN \& QS \& :Q2 \& !Q1 \& QO) :
state-dianram [03,02,01,00]
State So: IF CLR $==0$ THEN SO ELSE Si;
State S1: IF CLR $==0$ THEN SO ELSE S2;
State S2: IF ELR $==0$ THEN SO ELSE S3;
State S3: IF CLR $==0$ THEN SO ELSE S4;
State S4: IF CLR $=0$ THEN SO ELSE S5;
$\begin{array}{ll}\text { State SS: IF CLR }==0 \\ \text { State SHEN SO ELSE SB S } & \text { SF; } \\ \text { SLR }=0 & \text { THEN SO ELSE } 57 \text {; }\end{array}$
State s7: IF CLR $=0$ THEN SO ELSE S8;
State SB: IF CLR $==0$ THEN SO ELSE S9;
State S9: IF CLR $==0$ THEN SO ELSE S10;
State S10: IF CLR $==0$ THEN SO ELSE SiI;
State S11: IF CLR $==0$ THEN SO ELSE S12;
State S12: IF CLR $=0$ THEN SO ELSE S13;
State S13: IF CLR $==0$ THEN SO ELSE S14;
State S14: IF CLR $==0$ THEN SO ELSE S15;
State S15: IF CLR =mo THEN SO ELSE SO;
test_vectors - elock selectar-
([CLKA, CLKB, CLKO, CLKD, SEL1, SELO] -) CLK_OUT)

test_vectors 'counter'
$\left(\left[C L K \_I N, O E, C L R, B D_{\rightarrow} I N\right] \rightarrow\right.$ [DUTPIJT, BD_OUT])

end ED _COIINT

Figure 20. Source File for ABEL
ABEL(tm) Version 1.00 - Document Generator
4-bit binary/decade gounter
Equations for Module BD_COUNT
Device ICI
Reduced Equations:
CLK_OUT = !('SEL1 \& SELO \& !CLKD
\# (SELI \& !SELO \& !CLKC
\# (!SEL1 \& SELO \& !CLKB
\# !SEL1 \& !SELO \& !CLKA))))=
BD_OUT = !(Q3 \& !Q2 \& !Q1 \& QO \& !BD_IN);
03 := !(<DS \& Q2 \& Q1 \& NO
\# (!Q3 \& 'Q2
\# (!03 \& !Q1
\# (!Q3 \& !00
\# (CLR))))!;
Q2 := (((O2 \& Q1 \& QO \# (!Q2 \& !Q1 \# (!Q2 \& !QO \# !CLR))));
Q1 := !((Q1 \& QO \# (!Q1 \& !QO \# !CLR)));
00 := (((00 \# !CLR));

```
ABEL (tm) Version 1.00 - Document Generator
4-bit binary/decade counter
Chip diagram for Module BD_COUNT
Device IC1

P16R4
\begin{tabular}{|c|c|c|}
\hline CLK_IN \({ }^{1}\) & \(\square_{20}\) & \(\square \mathrm{V}_{\mathrm{Cc}}\) \\
\hline SELO-2 & 19 & CLK_OUT \\
\hline SEL1 \({ }^{3}\) & 18 & \\
\hline CLKA 4 & 17 & Q0 \\
\hline CLKB 5 & 16 & Q1 \\
\hline CLKC \({ }^{6}\) & 15 & Q2 \\
\hline CLKD \({ }^{\text {7 }}\) & 14 & Q3 \\
\hline CLR 8 & 13 & \(\square\) \\
\hline BD_IN 9 & 12 & BD_OUT \\
\hline GND \(\square^{10}\) & 111 & \(\square \mathrm{OE}\) \\
\hline
\end{tabular}

Figure 21. ABEL Output Documentation

ADDRESS FOR PROGRAMMING AND SOFTWARE MANUFACTURERS*
HARDWARE MANUFACTURERS

Citel
3060 Raymond St.
Santa Clara, CA 95050
(408) 727.6562

DATA I/O
10525 Willows Rd.
Redmond, WA 98052
(206) 881-6444

DIGITAL MEDIA
3178 Gibralter Ave.
Costa Mesa, CA 92626
(714) 751-1373

Kontron Electronics
630 Price Avenue
Redwood City, CA 94063
(415) 361-1012

Stag Micro Systems
528-5 Weddell Drive
Sunnyvale, CA 94086
(408) 745-1991

Storey Systems
3201 N. Hwy 67, Suite H
Mesquite, Tx 75150
(214) \(270-4135\)

\section*{SOFTWARE MANUFACTURERS}

Assisted Technologies (CUPL)
2381 Zanker Road, Suite 150
Santa Clara, CA 95050
(408) 942-8787

DATA I/O (ABEL)
10525 Willows Rd.
Redmond, WA 98052
(206) 881-6444
*Texas Instruments does not endorse or warrant the suppliers referenced.

\section*{Reference}
1. H. Troy Nagle, Jr., B.D. Carroll, and David Irwin, An Introduction to Computer Logic. New Jersey: Prentice-Hall, Inc., 1975.```

