

SNx4LVC04A Hex Inverters

1 Features

- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C , -40°C to 125°C , and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Maximum t_{pd} of 4.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}\text{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Power Sub-Station Controls
- Ethernet Switches
- Flow Meters
- I/O Modules and Digital PLC/DCS Inputs
- Servers
- Tests and Measurement

3 Description

The SNx4LVC04A hex inverters contains six independent inverters designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC04A hex inverter contains six independent inverters designed for 1.65-V to 3.6-V V_{CC} operation. The SNx4LVC04A devices perform the Boolean function $Y = \bar{A}$.


Inputs can be driven from 1.8-V or 3.3-V devices. This feature allows the use of these devices as translators in a mixed 1.8-V or 3.3-V system environment.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN54LVC04A	CDIP (14)	19.56 mm \times 6.67 mm
	CFP (14)	9.21 mm \times 5.97 mm
	LCCC (20)	8.89 mm \times 8.89 mm
SN74LVC04A	SOIC (14)	8.65 mm \times 3.91 mm
	SSOP (14)	6.20 mm \times 5.30 mm
	TVSOP (14)	3.60 mm \times 4.40 mm
	SOP (14)	6.20 mm \times 5.30 mm
	TSSOP (14)	5.00 mm \times 4.40 mm
	VQFN (14)	3.50 mm \times 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram, Each Inverter (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Table of Contents

1	Features	1	8.2	Functional Block Diagram	11
2	Applications	1	8.3	Feature Description	11
3	Description	1	8.4	Device Functional Modes	11
4	Revision History	2	9	Application and Implementation	12
5	Pin Configuration and Functions	3	9.1	Application Information	12
6	Specifications	5	9.2	Typical Application	12
6.1	Absolute Maximum Ratings	5	10	Power Supply Recommendations	13
6.2	ESD Ratings	5	11	Layout	13
6.3	Recommended Operating Conditions	5	11.1	Layout Guidelines	13
6.4	Thermal Information – SN54LVC04A	6	11.2	Layout Example	13
6.5	Thermal Information – SN74LVC04A	6	12	Device and Documentation Support	14
6.6	Electrical Characteristics – SN54LVC04A	7	12.1	Documentation Support	14
6.7	Electrical Characteristics – SN74LVC04A	7	12.2	Related Links	14
6.8	Switching Characteristics	8	12.3	Receiving Notification of Documentation Updates	14
6.9	Operating Characteristics	8	12.4	Community Resources	14
6.10	Typical Characteristics	9	12.5	Trademarks	14
7	Parameter Measurement Information	10	12.6	Electrostatic Discharge Caution	14
8	Detailed Description	11	12.7	Glossary	14
8.1	Overview	11	13	Mechanical, Packaging, and Orderable Information	14


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision S (October 2010) to Revision T	Page
• Added <i>Applications</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Deleted <i>Ordering Information</i> table; see <i>Package Option Addendum</i> at the end of the data sheet	1
• Added <i>Thermal Information Table</i> – SN54LVC04A	6
• Changed Package thermal impedance, $R_{\theta JA}$, values in <i>Thermal Information – SN74LVC04A</i> From: 96 To: 113.1 (DB), From: 127 To: 142.7 (DGV), From: 76 To: 95.4 (NS), From: 113 To: 129.5 (PW), and From: 47 To: 63.2 (RGY)	6


5 Pin Configuration and Functions

D, DB, DGV, J, NS, PW, or W Package
14-Pin SOIC, SSOP, TVSOP, CDIP, SOP, TSSOP, or CFP
Top View




Not to scale

RGY Package
14-Pin VQFN With Exposed Thermal Pad
Top View



FK Package
20-Pin LCCC
Top View



Not to scale

Pin Functions

PIN		I/O	DESCRIPTION	
NAME	D, DB, DGV, J, NS, PW, RGY, W		FK, LCCC	
1A	1	I	2	Channel 1 input
1Y	2	O	3	Channel 1 output
2A	3	I	4	Channel 2 input
2Y	4	O	6	Channel 2 output
3A	5	I	8	Channel 3 input
3Y	6	O	9	Channel 3 output
4A	9	I	13	Channel 4 input
4Y	8	O	12	Channel 4 output
5A	11	I	16	Channel 5 input
5Y	10	O	14	Channel 5 output
6A	13	I	19	Channel 6 input
6Y	12	O	18	Channel 6 output
GND	7	—	10	Ground
NC	—	—	1, 5, 7, 11, 15, 17	No internal connection
V _{CC}	14	—	20	Power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{CC}		-0.5	6.5	V
Input voltage, V_I ⁽²⁾		-0.5	6.5	V
Output voltage, V_O ⁽²⁾⁽³⁾		-0.5	$V_{CC} + 0.5$	V
Input clamp current, I_{IK}	$V_I < 0$		-50	mA
Output clamp current, I_{OK}	$V_O < 0$		-50	mA
Continuous output current, I_O			± 50	mA
Continuous current through V_{CC} or GND			± 100	mA
Power dissipation, P_{tot}	$T_A = -40^\circ\text{C}$ to 125°C ⁽⁴⁾⁽⁵⁾		500	mW
Maximum virtual junction temperature, $T_{J(MAX)}$			150	°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in *Recommended Operating Conditions*.
- (4) For the D package: above 70°C , the value of P_{tot} derates linearly with 8 mW/K.
- (5) For the DB, DGV, NS, and PW packages: above 60°C , the value of P_{tot} derates linearly with 5.5 mW/K.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	
	Machine Model (MM)	± 200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	V_{CC}	2	3.6
		$SN54LVC04A$	1.65	3.6
	Data retention only		1.5	V
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V, SN74LVC04A only}$	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V, SN74LVC04A only}$	1.7	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V, SN74LVC04A only}$	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V, SN74LVC04A only}$	0.7	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.8	
V_I	Input voltage	0	5.5	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 1.65 \text{ V, SN74LVC04A only}$	-4	mA
		$V_{CC} = 2.3 \text{ V, SN74LVC04A only}$	-8	
		$V_{CC} = 2.7 \text{ V}$	-12	
		$V_{CC} = 3 \text{ V}$	-24	

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
I _{OL}	Low-level output current	V _{CC} = 1.65 V, SN74LVC04A only	4	mA
		V _{CC} = 2.3 V, SN74LVC04A only	8	
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	

6.4 Thermal Information – SN54LVC04A

THERMAL METRIC ⁽¹⁾	SN54LVC04A			UNIT	
	J (CDIP)	W (CFP)	FK (LCCC)		
	14 PINS	14 PINS	20 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	92	158.2	85	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	55.1	88.7	62.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	80.5	156.5	61.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	40.2	58.5	55.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	74.2	135.5	61.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	25.3	15.3	10.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information – SN74LVC04A

THERMAL METRIC ⁽¹⁾	SN74LVC04A						UNIT	
	D (SOIC)	DB (SSOP)	DGV (TSSOP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)		
	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	105.7	113.1	142.7	95.4	129.5	63.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.8	65.1	61.9	53.2	57.9	61	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.1	60.5	72.1	54.2	71.3	39.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.2	29.1	10.1	21.9	9.9	5.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	45.6	60	71.4	53.8	70.7	39.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	—	—	—	20.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics – SN54LVC04A

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -100 μ A, V _{CC} = 2.7 V to 3.6 V	V _{CC} – 0.2			V
		I _{OH} = -12 mA	V _{CC} = 2.7 V	2.2		
			V _{CC} = 3 V	2.4		
V _{OL}	Low-level output voltage	I _{OH} = -24 mA, V _{CC} = 3 V	2.2			V
		I _{OL} = 100 μ A, V _{CC} = 2.7 V to 3.6 V		0.2		
		I _{OL} = 12 mA, V _{CC} = 2.7 V		0.4		
I _I	Input current		I _{OL} = 24 mA, V _{CC} = 3 V		0.55	μ A
	Supply current		V _I = 5.5 V or GND, V _{CC} = 3.6 V		±5	
ΔI _{CC}	Change in supply current	V _I = V _{CC} or GND, I _O = 0, V _{CC} = 3.6 V			10	μ A
ΔI _{CC}	Change in supply current	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND, V _{CC} = 2.7 V to 3.6 V			500	μ A

6.7 Electrical Characteristics – SN74LVC04A

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -100 μ A, V _{CC} = 1.65 V to 3.6 V	T _A = 25°C	V _{CC} – 0.2		V
			T _A = -40°C to 125°C	V _{CC} – 0.3		
		I _{OH} = -4 mA, V _{CC} = 1.65 V	T _A = 25°C	1.29		
			T _A = -40°C to 85°C	1.2		
			T _A = -40°C to 125°C	1.05		
		I _{OH} = -8 mA, V _{CC} = 2.3 V	T _A = 25°C	1.9		
			T _A = -40°C to 85°C	1.7		
			T _A = -40°C to 125°C	1.55		
		I _{OH} = -12 mA	V _{CC} = 2.7 V	T _A = 25°C	2.2	
				T _A = -40°C to 125°C	2.05	
			V _{CC} = 3 V	T _A = 25°C	2.4	
				T _A = -40°C to 125°C	2.25	
V _{OL}	Low-level output voltage	I _{OH} = -24 mA, V _{CC} = 3 V	T _A = 25°C	2.3		V
			T _A = -40°C to 85°C	2.2		
			T _A = -40°C to 125°C	2		
		I _{OL} = 100 μ A, V _{CC} = 1.65 V to 3.6 V	T _A = 25°C		0.1	
			T _A = -40°C to 85°C		0.2	
			T _A = -40°C to 125°C		0.3	
		I _{OL} = 4 mA, V _{CC} = 1.65 V	T _A = 25°C		0.24	
			T _A = -40°C to 85°C		0.45	
			T _A = -40°C to 125°C		0.6	
		I _{OL} = 8 mA, V _{CC} = 2.3 V	T _A = 25°C		0.3	
			T _A = -40°C to 85°C		0.7	
			T _A = -40°C to 125°C		0.85	
I _I	Input current	I _{OL} = 12 mA, V _{CC} = 2.7 V	T _A = 25°C		0.4	μ A
			T _A = -40°C to 125°C		0.6	
			T _A = 25°C		0.55	
			T _A = -40°C to 125°C		0.8	

Electrical Characteristics – SN74LVC04A (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
I _{CC}	Supply current	V _I = V _{CC} or GND, I _O = 0, V _{CC} = 3.6 V	T _A = 25°C				1	μA
			T _A = -40°C to 85°C				10	
			T _A = -40°C to 125°C				40	
ΔI _{CC}	Change in supply current	One input at V _{CC} - 0.6 V, other inputs at V _{CC} or GND, V _{CC} = 2.7 V to 3.6 V	T _A = 25°C				500	μA
			T _A = -40°C to 125°C				5000	
C _i	Input capacitance	V _I = V _{CC} or GND, V _{CC} = 3.3 V				5		pF

6.8 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted; see [Figure 2](#))

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _{pd}	Propagation (delay) time	From A (input) to Y (output)	V _{CC} = 1.8 V ±0.15 V, SN74LVC04A only	T _A = 25°C	1	4.1	7.5	ns
				T _A = -40°C to 85°C	1		8	
				T _A = -40°C to 125°C	1		9.5	
			V _{CC} = 2.5 V ±0.2 V, SN74LVC04A only	T _A = 25°C	1	3.6	7	
				T _A = -40°C to 85°C	1		7.5	
				T _A = -40°C to 125°C	1		9	
			V _{CC} = 2.7 V	T _A = -55°C to 125°C, SN54LVC04A			5.5	
				T _A = 25°C, SN74LVC04A	1	3	5.3	
				T _A = -40°C to 85°C, SN74LVC04A	1		5.5	
			V _{CC} = 3.3 V ±0.3 V	T _A = -40°C to 125°C, SN74LVC04A	1		7	
				T _A = -55°C to 125°C, SN54LVC04A	0.5		4.5	
				T _A = 25°C, SN74LVC04A	1	2.5	4.3	
			V _{CC} = 3.3 V ±0.3 V	T _A = -40°C to 85°C, SN74LVC04A	1		4.5	ns
				T _A = -40°C to 125°C, SN74LVC04A	1		6	
t _{sk(o)}	Skew (time), output	V _{CC} = 3.3 V ±0.3 V, SN74LVC04A only	T _A = -40°C to 85°C				1	ns
			T _A = -40°C to 125°C				1.5	

6.9 Operating Characteristics

T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
C _{pd}	Power dissipation capacitance per gate	f = 10 MHz, T _A = 25°C	V _{CC} = 1.8 V		6			pF
			V _{CC} = 2.5 V		7			
			V _{CC} = 3.3 V		8			

6.10 Typical Characteristics






Figure 1. V_{IH} Minimum and V_{IL} Maximum vs Supply Voltage

7 Parameter Measurement Information




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND


V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_I	t_r/t_f					
$1.8\text{ V} \pm 0.15\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 Ω	0.3 V
$3.3\text{ V} \pm 0.3\text{ V}$	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 Ω	0.3 V




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

These hex inverters are designed for 1.65-V to 3.6-V V_{CC} operation. The SN74LVC04A devices contain six independent inverters. These devices perform the Boolean function $Y = \overline{A}$. These devices are fully specified for partial-power-down applications using I_{OFF} . The I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The inputs are high impedance when $V_{CC} = 0V$.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

Wide operating voltage range from 1.65 V to 3.6 V. Allows down-voltage translation with inputs accept voltages to 3.6 V. I_{OFF} feature supports live insertion, partial power down mode, and back drive protection.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4LVC04A.

**Table 1. Function Table
(Each Inverter)**

INPUT A	OUTPUT Y
H	L
L	H

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

SN74LVC04A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 3.6 V at any valid V_{CC} making it ideal for down translation.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 3. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention, because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

Recommended Input Conditions:

- For rise time and fall time specifications, see $\Delta t/\Delta V$ in [Recommended Operating Conditions](#).
- For specified high and low levels, see V_{IH} and V_{IL} in [Recommended Operating Conditions](#).
- Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V_{CC} .

Recommend Output Conditions:

- Load currents must not exceed 25 mA per output and 50 mA total for the part.
- Outputs must not be pulled above V_{CC} .

Typical Application (continued)

9.2.3 Application Curves




Figure 4. Typical Application Curve

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in [Figure 5](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 5. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVC04A	Click here				
SN74LVC04A	Click here				

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9760501Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9760501Q2A SNJ54LVC04AFK	Samples
5962-9760501QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760501QC A SNJ54LVC04AJ	Samples
5962-9760501QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760501QD A SNJ54LVC04AW	Samples
SN74LVC04AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ADGVRE4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ADGVRG4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC04ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC04A	Samples
SN74LVC04APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC04A	Samples
SN74LVC04ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC04A	Samples
SN74LVC04ARGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC04A	Samples
SNJ54LVC04AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9760501Q2A SNJ54LVC04AFK	Samples
SNJ54LVC04AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760501QC A SNJ54LVC04AJ	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LVC04AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760501QD A SNJ54LVC04AW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC04A, SN74LVC04A :


- Catalog: [SN74LVC04A](#)
- Automotive: [SN74LVC04A-Q1](#), [SN74LVC04A-Q1](#)
- Enhanced Product: [SN74LVC04A-EP](#), [SN74LVC04A-EP](#)
- Military: [SN54LVC04A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC04ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LVC04ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LVC04ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC04ADR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74LVC04ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC04ADRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74LVC04ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC04ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC04ADT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC04ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC04APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC04APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC04APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC04APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC04APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC04ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC04ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LVC04ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LVC04ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC04ADR	SOIC	D	14	2500	364.0	364.0	27.0
SN74LVC04ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC04ADRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74LVC04ADRG4	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC04ADRG4	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC04ADT	SOIC	D	14	250	367.0	367.0	38.0
SN74LVC04ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LVC04APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LVC04APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC04APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LVC04APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC04APWT	TSSOP	PW	14	250	367.0	367.0	35.0
SN74LVC04ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

4040140/D 01/11

MECHANICAL DATA

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4203539-2/l 06/2011

NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.

THERMAL PAD MECHANICAL DATA

RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters

LAND PATTERN DATA

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-2/P 03/14

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

MECHANICAL DATA

NS (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL-STD 1835 GDFP1-F14

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE


24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.




△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

△D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)Stencil Openings
(Note D)Example
Non Soldermask Defined PadExample
Pad Geometry
(See Note C)Example
Solder Mask Opening
(See Note E)


4211283-3/E 08/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.




 D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

4040064-3/G 02/11

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)Stencil Openings
(Note D)Example
Non Soldermask Defined PadExample
Pad Geometry
(See Note C)Example
Solder Mask Opening
(See Note E)

4211284-2/G 08/15


NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.