## Write Sequence

1	7	1	1	8	1	8	1	1	_
S	Slave Address	Wr	Α	Register Address	Α	Data Byte	А	Р	

## Read Sequence

1	7	1	1	8	1	1	7	1	1	8	1	1
S	Slave Address	Wr	А	Register Address	А	S	Slave Address	Rd	А	Data Byte	N	Р

## Legend

S Start Condition

Wr Write Bit (bit value = 0)

Rd Read Bit (bit value = 1)

A Acknowledge

N Not Acknowledge

P Stop Condition