

Operational Amplifier Stability

Part 9 of 15: Cap Load Stability: Output Pin Compensation

By Tim Green

Linear Applications Engineering Manager, Burr-Brown Products from Texas Instruments

Part 9 of this series is the fifth verse of our familiar electrical engineering tune "There must be six ways to leave your capacitive load stable". The six ways are Riso, High Gain & CF, Noise Gain, Noise Gain & CF, Output Pin Compensation, and Riso w/Dual Feedback. In Part 9 we will cover Output Pin Compensation. This stability technique is NOT the same as an output op amp "snubber" network which is often used on the output of power operational amplifiers (with all-NPN output stages) to stop undesired, high frequency oscillations when driving capacitive loads. Details of the use of the "snubber" network will be discussed in a later part of this article series.

Sometimes, in the real world, we do not always have access to the -input and/or +input of the op amp to allow us to use other compensation tricks in our analog tool box. In Part 9 here we will derive the Output Pin Compensation technique for both emitter-follower output op amps and also CMOS RRO op amps. The emitter-follower application will entail a reference output on a unique 4-20mA building block integrated circuit. The CMOS RRO application involves a difference amplifier used in the feedback for a power supply. Both of these definition-by-example cases are real world applications where we will conclude our only stability option is Output Pin Compensation. In addition to first order analysis and TINA Spice simulation, real world implementation has been completed with "as-predicted" results.

Bipolar Emitter-Follower: Output Pin Compensation


Our bipolar emitter-follower Output Pin Compensation case is shown in Fig. 9.1. The XTR115/XTR116 is a two-wire, 4-20mA integrated circuit which can translate an input voltage change into an analog 4-20mA signal. Since the 4-20mA transmitter is intended to drive long wires it needs a wide operating voltage range of 7.5V to 36V. In addition the XTR115/XTR116 has a subregulator to provide 5V to power sensor conditioning circuitry and a precision reference of 2.5V (XTR115) or 4.096V (XTR116).

The 4-20mA signal range is a well-established industrial standard intended to transmit analog signals over large distances (over 1 mile or 1.6 kilometers) in noisy environments such as factories where 50Hz or 60Hz large voltage noise is prevalent. Since the standard is a current controlled transmission it is immune to voltage noise coupling into its two wires. Power and signal are transmitted over the same two wires. Since the useable analog signal range is defined as 4-20mA, up to 4mA is allowed to power the signal conditioning circuitry and excite a sensor at the transmitter end of the two wires. Power is provided by the receiver which also receives the analog 4-20mA signal, which has been scaled to correspond to a sensor's measurement of real world parameters such as pressure from a bridge pressure sensor. At the receiver end the 4-20mA signal is often converted to a voltage (1V to 5V) across a resistor (250 ohm) to be read by an A/D converter.

Often times in such a 4-20mA sensor transmitter a microcontroller is used to read and apply linearization constants to the real world sensor. The microcontroller must be low power to allow some current to excite the sensor since our total conditioning circuit current budget must be less than 4mA. The MSP430F2003 provides a low voltage, low quiescent current microcontroller. This microcontroller has an on-board ADC to read the bridge changes. After the microcontroller applies its linearization constants it talks to the DAC8832, a low power DAC to create the required analog input voltage to the XTR115/XTR116. The DAC8832 is buffered by a Zero-Drift, low power, single supply op amp, OPA333. Since our system is an absolute system we can power everything from the accurate VREF pin of the XTR115/XTR116. We choose the XTR115 (2.5V VREF) since the MSP430F2003 can only operate from 1.8V to 3.3V. Now the on-board ADC of the MSP430F2003 as well as the DAC8832 will use the precision 2.5V reference of the XTR115. Our total, typical conditioning circuit quiescent current is 562uA which leaves up to 3.4mA to excite our bridge sensor. Our only challenge now is that we need to add many local bypass capacitors for good high frequency bypass near the many integrated circuits powered from the VREF pin of the XTR115. Will the XTR115 VREF pin be stable?

In Fig. 9.2 we detail the key specifications for the integrated circuits used in our 4-20mA bridge sensor conditioner application.

XTR115/XTR116 2-Wire 4-20mA Current Loop Transmitter		DAC8832 16-Bit, Ultra-Low Power, Voltage-Output, Digital-to-Analog Converter	
Parameter	Specification	Parameter	Specification
Supply Voltage Range	7.5V to 36V	Resolution	16 Bit
Quiescent Current	240uA typical	Supply	2.5V to 5.5V
SubRegulator	5V	Quiescent Current	5uA typical
VREF for Sensor Excitation	2.5V (XTR115), 4.096V (XTR116)	Linearity Error	+/-0.5LSB typical
	VREF Accuracy +/-0.05% typical	Differential Linearity Error	+/-0.5 typical
	VREF Drift +/-20ppm/C typical	Gain Error	+/-+/-1LSB typical
	VREF PSR +/-1ppm/V (V+ = 7.5V to 36V)	Gain Drift	+/-0.1ppm/C typical
	VREF vs Load +/-100ppm/mA (IREF = 0mA to 2.5mA)	Zero Code Error	+/-0.25LSB typical
	VREF Noise 10uVpp typical (0.1Hz to 10Hz)	Zero Code Drift	+/-0.05ppm/C
Span Error	0.05% typical	Package	QFN-14
NonLinearity Error	0.003% typical		
Package	SO-8		



OPA333 1.8V, microPower CMOS Operational Amplifier, Zero-Drift Series		MSP430F2003 1.8V, microPower CMOS Operational Amplifier, Zero-Drift Series	
Parameter	Specification	Parameter	Specification
Supply Voltage	1.8V to 5.5V	Supply Voltage	1.8V to 3.6V
Quiescent Current	17uA typical	Quiescent Current	300uA typical (Active Mode, 1MHz)
Offset Voltage	2uV typical	Architecture	16-bit RISC
	Offset Drift 0.02uV/C typical	A/D Converter	16-Bit Sigma-Delta
Input Bias Current	+/-70pA typical	Watchdog Timer	
Input Voltage Noise	1.1uVpp (0.1Hz to 10Hz)	Flash	1k Byte + 256 Byte
Input Voltage Range	(V-)-0.1V to (V+)+0.1V	RAM	128 Byte
Gain-Bandwidth Product	350kHz	Port 1	8 I/O
Slew Rate	0.16V/us	Port 2	Xtal or 2 I/O
Voltage Output Swing from Rail	30mV typical (RL=10k)	Interface	Universal Serial (SPI, I2C), Port 1
Package	SOT23-5, SC70-5, SO-8, DFN-8	Clock	Internal, External 32kHz crystal
		Package	TSSOP-14, DIP-14, QFN-16

Fig. 9.2: Key Specifications for 4-20mA Conditioning Circuit ICs

The XTR115 VREF pin is the output of an emitter-follower output topology op amp as shown in Fig. 9.3.




Fig. 9.3: XTR115 VREF Pin: Emitter-Follower Output Op Amp

Fig. 9.4 shows the equivalent schematic of the XTR115 VREF pin. VREF is a buffered 1.25V band-gap reference which is amplified by x2 to yield the XTR115 2.5V reference output. The emitter-follower output stage has an R_o of 4.7k ohm. This information, along with values for R_F and R_I and the A_{ol} curve of U_1 , we obtained from the factory as it is not anything detailed in the data sheet for the XTR115. Our total capacitive load, C_L , is seen to be 500nF. R_o will interact with C_L to form a second pole, f_{pu1} , in the modified A_{ol} curve for the XTR115 VREF op amp. Note that we have no access to the $-$ input or $+$ input of U_1 since it is internal to the XTR115. This leaves us with only one pin to compensate the amplifier for stability (the output pin: VREF). Also note that we want the VREF pin to remain extremely accurate and so putting any resistance in series with this pin before C_L is not an acceptable solution.

Op Amp A_{ol} Curve is Modified by extra pole (f_{pu1}) due to R_o and C_L




Fig. 9.4: XTR115 VREF Pin: Capacitive Load, Equivalent Schematic

We will use the TINA Spice circuit of Fig. 9.5 to examine the A_{ol} curve of the op amp and the modified A_{ol} curve due to C_L . We use our Spice AC analysis trick by using LT, short at DC and an open at AC frequencies of interest, and CT, open at DC and a short at AC frequencies of interest.




Fig. 9.5: AC Stability Check: Original Circuit

Fig. 9.6 shows the op amp Aol curve and the modified Aol curve due to CL. At fcl1 we see a 40db/decade rate-of-closure which is unstable by our first order stability criteria. Our predicted fpu1 due to CL was 67.73Hz which from inspection looks to be correct in this plot.




Fig. 9.6: Aol and Modified Aol: Original Circuit

We examine a loop gain plot in Fig. 9.7 and confirm our stability concerns with phase margin almost zero (0.442 degrees!) at fcl1.




Fig. 9.7: Loop Gain Plot: Original Circuit

In Fig. 9.8 we do a transient stability test by injecting a small square wave into our closed loop circuit with CL of 500nF attached.




Fig. 9.8: Transient Stability Test: Original Circuit

Our transient stability plots in Fig. 9.9 indicate again that our circuit is not stable. Our op amp output never settles in response to a small step change. Note that VOA is transitioning about 2.5V indicating that our DC levels are correct for this circuit.




Fig. 9.9: Transient Stability Plots: Original Circuit

In Fig. 9.10 we identify the technique for Output Pin Compensation for bipolar emitter-follower output amps. First we modify the op amp's original Aol curve with fpu1, the pole due to Ro and CL (see Curve 1). Once this curve is created we plot a second curve (Curve 2) which starts where the Curve 1 intersects 0dB. From this starting point we plot back at -20dB/decade to a point which is one decade above fp1 (the op amp Aol low frequency pole) where we change the slope to -40dB/decade. At fp1 frequency we change the slope back to -20dB/decade until we intersect the DC Aol value of the op amp. This proposed modified Aol curve (Curve 2) meets all of our rule-of-thumb criteria by keeping poles and zeros within one decade of each other to keep loop gain phase from dipping below 45 degrees within the loop gain bandwidth. Our proposed modified Aol curve (Curve 2) will also meet our first order stability criteria of 20dB/decade rate-of-closure at fcl2.




Fig. 9.10: Output Pin Compensation: Bipolar Emitter-Follower

Fig. 9.11 shows how we will get our proposed modified Aol curve by using RCO and CCO. There will be an additional pole we will have to also consider since at some high frequency CCO will become a short and CL and RCO will form an additional high frequency pole. If this pole occurs beyond fcl2 we will still be okay.




Fig. 9.11: AC Stability Check: Output Pin Compensation

Since we know Ro and CL we can use the formulae in Fig. 9.12, in conjunction our proposed modified Aol curve in Fig. 9.10 (Curve 2), to compute our compensation components RCO and CCO along with the extra high frequency pole formed by RCO and CL.

Ro = 4.7kΩ, RCO = 75Ω, CCO = 22μF, CL = 500nF

$$fpc1 = 1/[2p*(Ro+RCO)*CCO]$$

$$fpc1 = 1/[2p*(4.7k\Omega+75\Omega)*22\mu F] = 1.5Hz$$

$$fpc2 = fp1 = 10Hz$$

(Low frequency pole from op amp Aol curve)

$$fzc1 = 1/(2p*RCO*CCO)$$

$$fzc1 = 1/(2p*75\Omega*22\mu F) = 96.5Hz$$

$$fpc3 = 1/[2p*(Ro//RCO)*CL]$$

$$fpc3 = 1/[2p*[(Ro*RCO)/(Ro+RCO)]*CL]$$

If: $RCO < 10*Ro$ and $CCO > 10*CL$

Then: $fpc3 \sim 1/[2p*RCO*CL]$

$$fpc3 \sim 1/[2p*75\Omega*500nF] = 4.2kHz$$

$$fpc4 = fp2 = 1MHz$$

(High frequency pole from op amp Aol curve)



Fig. 9.12: Output Pin Compensation Formulae: Bipolar Emitter-Follower

We plot in Fig. 9.13 our predicted curves using Output Pin Compensation. Since our closed loop op amp inside the XTR115 runs at a gain of x2 (6dB), the closed loop VREF/VIN curve will remain flat until it intersects with our modified Aol at fcl2 where it will then follow the modified Aol curve on down since loop gain has gone to zero.




Fig. 9.13: Final Predicted Curves: Output Pin Compensation

Fig. 9.14 is the result of our AC stability analysis TINA Spice simulation using the circuit of Fig. 9.11. At fcl2 it looks like 20dB/decade rate-of-closure but we should look at a phase plot for more detail.




Fig. 9.14: Aol and Modified Aol: Output Pin Compensation

Our loop gain plot shown in Fig. 9.15 confirms that our Output Pin Compensation will yield a stable circuit. At fcl2 we have a 40 degree phase margin with phase not dipping much below 45 degrees inside the loop gain bandwidth. If we wanted to we could adjust Output Pin Compensation values slightly to gain more phase margin at fcl2.




Fig. 9.15: Loop Gain: Output Pin Compensation

The circuit in Fig. 9.16 will use our transient stability test to check our final circuit using Output Pin Compensation.




Fig. 9.16: Transient Stability Test: Output Pin Compensation

Our transient stability test results in Fig. 9.17 confirm our loop gain check that our Output Pin Compensation produced a stable circuit. A small overshoot and one undershoot with no excessive ringing looks close to a typical 45 degree phase margin compensated circuit.




Fig. 9.17: Transient Stability Plot: Output Pin Compensation

The TINA Spice circuit in Fig. 9.18 will allow us to see if our final VREF/VIN closed loop AC response is as we predicted in Fig. 9.13.




Fig. 9.18: VREF/VIN AC Circuit: Output Pin Compensation

From Fig. 9.13 we estimate f_{cl2} to be at around 5kHz and thus expect a sharp roll-off at this point for V_{REF}/V_{IN} . In Fig. 9.19 we see the closed loop AC response is as predicted. There is a slight peaking in the AC closed loop response which for this application causes no concern. Again, if we desired to reduce this peaking we would need to go through one more pass of our Output Pin Compensation and increase the phase margin at f_{cl2} to greater than 40 degrees.




Fig. 9.19: V_{REF}/V_{IN} AC Response: Output Pin Compensation

CMOS RRO: Output Pin Compensation

Our CMOS RRO Output Pin Compensation case is shown in Fig. 9.20. This real world power supply application uses an OPA569 power operational amplifier as a programmable power supply. For accurate power supply voltage across the load a difference amplifier, INA152, is used to monitor the voltage differentially across the load. The closed loop system then will correct for any losses due to wire drops in either the positive or negative connection from the programmable power supply to the load. The current limit on the OPA569 is set for 2A. In our actual application this power supply has flexible configurations and as a result can end up with up 10nF of capacitance on the output of our difference amplifier, INA152. Is this going to result in a stable operation of our programmable power supply?




Fig. 9.20: Programmable Power Supply Application

In Fig. 9.21 we detail the key specifications for the ICs used in our programmable power supply application.

INA152		OPA569	
Single Supply Difference Amplifier		Rail-to-Rail I/O, 2A Power Amplifier	
Parameter	Specification	Parameter	Specification
Supply Voltage	2.7V to 20V	Thermal Protection	Shutdown at +150C
Quiescent Current	500uA typical	Adjustable Current Limit	+/-0.2A to +/-2.2A
Offset Voltage	+/-250uV typical	Current Limit Warning Flag	Normal = V+, Current Limit = V-
	Offset Drift +/-3uV/C typical	Temperature Warning Flag	Low = >+147C, High =<+130C
Input Impedance Differential	80k typical	Shutdown w/Output Disable	>(V-)+2.5V = enabled, <(V-)+0.8 = disabled
Input Impedance Differential	80k typical	Current Monitor Pin	Imonitor = Iout/450
Common Mode Rejection	94dB typical	Supply Voltage	2.7V to 5.5V
Output Voltage Noise	2.4uVpp (0.1Hz to 10Hz)	Quiescent Current	9mA typical, 0.01mA in Shutdown
Output Voltage noise	10nV/rt-Hz (10kHz)	Offset Voltage	+/-0.5mV typical
Input Voltage Range	2(V-) to 2(V+)-2V		Offset Drift +/-1.3uV/C typical
Bandwidth	800kHz	Input Bias Current	+/-1pA typical
Slew Rate	0.4V/us	Input Voltage Noise	8uVpp (0.1Hz to 10Hz)
Gain	1V/V typical	Input Voltage noise	12nV/rt-Hz (1kHz)
	Gain Error +/-0.01% typical	Input Voltage Range	(V-)-0.1V to (V+)+0.1V
	Gain Drift +/-1ppm/C typical	Gain-Bandwidth Product	1.2MHz
	NonLinearity +/-0.002%FS	Slew Rate	1.2V/us
Voltage Output Swing from Rail	20mV typical (RL=10k)	Voltage Output Swing from Rail	150mV typical (Iout=+/-2A)
Package	MSOP-8	Package	SO-20 Power Pad

Fig. 9.21: Key Specifications for Programmable Power Supply ICs

The diagram shows a 16-bit digital-to-analog converter (DAC) circuit. It features a 4046 CMOS IC, which is a 16-bit DAC. The circuit includes a 16-bit digital input (V_{IN}), a 10k resistor, a 100k resistor, a 100pF capacitor, and a 10V supply (V^+). The output is V_O . The circuit is designed to convert a 16-bit digital input into a corresponding analog output voltage.

We will use the TINA Spice circuit in Fig. 9.23 to check for stability of our programmable power supply. Our DC output is set by Vadjust to be 3.3V and a small transient square wave will be applied to look for overshoot and ringing.



In Fig. 9.24 the results of our transient stability test are very clearly undesirable. This is not a circuit we want to go to production without some additional stability compensation.




Fig. 9.24: Transient Stability Plot: Original Circuit

The TINA Spice circuit in Fig. 9.25 will be used to see if the instability in our original circuit is due to the CX load on the output of the INA152. We will use a transient stability test for a quick check.




Fig. 9.25: Difference Amplifier Feedback: Original Circuit

Fig. 9.26 confirms our theory of CX causing instability on the difference amplifier INA152.




Fig. 9.26: Transient Plots: Difference Amp Feedback, Original Circuit

The difference amplifier consists of an op amp and four precision ratio-matched resistors. This presents us with a challenge for analysis since we do not have direct access to the $-$ input or $+$ input of the internal op amp. In Fig. 9.27 we see the equivalent schematic for the difference amplifier and a clever way we can measure the Aol. We will use LT to break open the feedback for any AC frequencies of interest and still retain an accurate DC operating point (LT is short for DC, open for AC frequencies of interest). By connecting the Ref pin of the INA152 to the VIN+ pin we create a non-inverting input amplifier. By placing LT between Sense and VOA we will essentially be driving the op amp open loop at any AC frequency of interest. VM, the internal node for the INA152 op amp will be at zero for AC frequencies of interest. VP will simply be VG1 and we easily can measure $Aol = VOA/VG1$. Note that we scale the DC operating point by setting VdcBias to 1.25V to yield 2.5V on VOA for DC.




Fig. 9.27: INA152 Aol Test Circuit Concept

We translate our INA152 Aol Test Circuit Concept of Fig. 9.27 into a TINA Spice circuit here in Fig. 9.28. We know that the TINA Spice macro-model for the INA152 is a Bill Sands [Consultant, *Analog & RF Models*, (<http://www.home.earthlink.net/%7Eewksands/>)] macro-model and thus will accurately match the real silicon.




Fig. 9.28: TINA Spice INA152 Aol Test Circuit

Fig. 9.29 gives us the detailed Aol curve for the INA152 from our TINA Spice simulation. Note that there are a second pole in the Aol curve at about 1MHz with some higher order poles beyond that based on the Aol phase curve which beyond 1MHz shows a slope steeper than -45 degrees/decade.




Fig. 9.29: INA152 Aol TINA Spice Results

Since we know the INA152 is a CMOS RRO difference amplifier, in addition to the Aol curve we will need Zo to attempt any analytical stability analysis. In Fig. 9.30 we develop a Zo Test Circuit Concept. Similar to our Aol Test Circuit of Fig. 9.28 we can force the internal op amp of the INA152 to be open loop for any AC frequencies of interest through the use of LT and the circuit connections as shown. Now we will drive the output with an AC current source, set to 1Apk, and measure Zo directly by the voltage at VOA.




Fig. 9.30: INA152 Zo Test Circuit Concept

In Fig. 9.31 we build our TINA Spice INA152 Zo Test Circuit. A quick DC Analysis confirms we are at the proper DC operating point for the INA152. It is always a good idea to perform a DC Analysis before running an AC Analysis in Spice to confirm that the circuit is not saturated at either supply rail which will cause erroneous AC Analysis results.




Fig. 9.31: INA152 Zo TINA Test Circuit

The results of our TINA Zo test in Fig. 9.32 show a typical CMOS RRO response for Zo. We see a zero at fz=76.17Hz and a pole at fp=4.05Hz.




Fig. 9.32: INA152 TINA Zo Curves

In Fig. 9.33 we measure R_o from our Z_o curves created by TINA Spice. $R_o = 1.45k$ ohms.





Fig. 9.33: INA152 Tina Ro Measurement

From our measured Zo plots we know Ro, fz, and fp. This information allows us to build our equivalent Zo model for the INA152 as shown in Fig. 9.34.







Fig. 9.36: TINA Plots: Equivalent ZO Model for INA152

We can now analyze the effect of load capacitance, CL, on the output of the INA152 using our Zo equivalent model. We see an additional pole in the Aol curve due to CL at 10.98kHz as shown in Fig. 9.37.



$$fp2 = \frac{1}{2 \cdot \pi \cdot Ceq \cdot RO}$$

$$fp2 = \frac{1}{2 \cdot \pi \cdot 10nF \cdot 1.45k} = 10.98kHz$$

where: $Ceq = \frac{CO \cdot CL}{CO + CL}$

CL < 1.44 μ F CL dominates: $Ceq \approx CL$
 CL > 1.44 μ F CO dominates: $Ceq \approx CO$

remember:

- 1) capacitors in series are like resistors in parallel
- 2) $XC = 1/sC$
- 3) $X_{Ceq} = 1/sCO + 1/sCL$
- 4) $Ceq = 1/X_{Ceq}$

Fig. 9.37: Computing the Pole (fp2) due to Zo and CL

In Fig. 9.38 we add the CL of 10nF to our equivalent Zo model for the INA152.




Fig. 9.38: TINA Circuit for Analysis of fp2

From Fig. 9.39 we see the simulation results place fp2 at 11.01kHz which is close enough to our predicted 10.98kHz to proceed forward.




Fig. 9.39: fp2 Plot for Zo and CL=10nF

Now we can run a TINA simulation the actual INA152 with CL=10nF and compare it to our predicted response using the circuit of Fig. 9.40.




Fig. 9.40: TINA Circuit for Modified Aol Curve with CL=10nF

The TINA simulation results in Fig. 9.41 show a low frequency pole due to the INA152 op amp original Aol at 3.4Hz (fp1) and a second pole due to Zo and CL=10nF at fp2=11.02kHz. Remember we predicted fp2=10.9kHz by first order analysis and fp2=11.01kHz by equivalent Zo model simulated with CL=10nF.




Fig. 9.41: TINA Plots for Modified Aol Curve with CL=10nF

In Fig. 9.42 we identify the technique for Output Pin Compensation for CMOS RRO op amps. The graphical part of this technique will be similar to the Output Pin Compensation for Bipolar Emitter-Follower op amps. First we modify the op amp's original Aol curve with fp2, the pole due to Zo and CL (Fig. 9.41). Once this curve (Modified Aol w/CL=10nF) is created we plot a second curve (Final Modified Aol) which starts where the Modified Aol w/CL=10nF curve intersects 0dB. From this starting point we plot back at -20dB/decade to a point which is one decade less than the zero dB intersection of the Modified Aol Curve w/CL=10nF (100kHz). Here at fzc1 we change the slope to -40dB/decade. At fpc2 we intersect the original INA152 Aol curve. This proposed Final Modified Aol Curve meets all of our rule-of-thumb criteria by keeping poles and zeros within one decade of each other to keep loop gain phase from dipping below 45 degrees within the loop gain bandwidth. Our proposed Final Modified Aol curve will also meet our first order stability criteria of 20dB/Decade rate-of-closure at fcl.





Fig. 9.42: Output Pin Compensation: CMOS RRO

Fig. 9.43 details the formulae based on Z_o and the desired Final Modified Aol Curve of Slide 47. In addition we notice another high frequency pole due to RCO interacting with C_L when CCO becomes a short.



Assume: $CCO > 10 \cdot CL$
Set: $f_{pc2} = 1\text{kHz}$, $f_{zc1} = 10\text{kHz}$

$$f_{pc2} = \frac{1}{2 \cdot \pi \cdot C_{eqo} \cdot R_O} \quad f_{pc2} = \frac{1}{2 \cdot \pi \cdot CCO \cdot 1.45k} = 1\text{kHz}$$

$$\text{where: } C_{eqo} = \frac{CCO \cdot CL}{CCO + CL}$$

$$CCO < 1.44\mu F \text{ CCO dominates: } C_{eqo} \approx CCO$$

$$CCO = 109.76\text{nF} \rightarrow \text{use } 100\text{nF}$$

$$f_{zc1} = \frac{1}{2 \cdot \pi \cdot C_{eqo} \cdot R_{CO}} \quad f_{zc1} = \frac{1}{2 \cdot \pi \cdot 100\text{nF} \cdot R_{CO}} = 10\text{kHz}$$

$$\text{where: } C_{eqo} = \frac{CCO \cdot CL}{CCO + CL}$$

$$CCO < 1.44\mu F \text{ CCO dominates: } C_{eqo} \approx CCO$$

$$R_{CO} = 159.15\Omega \rightarrow \text{use } 150\Omega$$

At High Frequency CCO becomes a short
Another pole, f_{pc3} is formed by RCO and C_L

$$f_{pc3} = \frac{1}{2 \cdot \pi \cdot CL \cdot R_{CO}} \quad f_{pc3} = \frac{1}{2 \cdot \pi \cdot 10\text{nF} \cdot 150} = 106\text{kHz}$$

Fig. 9.43: Output Pin Compensation Formulae: CMOS RRO

In Fig. 9.44 we build a TINA Spice circuit to confirm our formulae which predict effects on the Aol curve due to Z_o , CCO, RCO, and C_L .




Fig. 9.44: TINA Circuit for Modified Aol Effects by Z_o , CCO, RCO, C_L

In Fig. 9.45 we see the results of simulation to check our formulae for Aol modification due to Zo, CCO, RCO, and CL. Predicted fpc2=1kHz, actual fpc2=1.23kHz. Predicted fzc2=10kHz, actual fzc2=10.25kHz. Predicted fpc3=106kHz, actual fpc3=105.80kHz. Based on our equivalent Zo model our predictions match close enough to the simulated results.




Fig. 9.45: Modified Aol Effects by Zo, CCO, RCO, CL

Based on our analysis of Fig. 9.43 and simulation confirmation we can create a Final Modified Aol prediction as shown in Fig. 9.46. The final closed loop response, V_{out}/V_{in} is predicted to be flat until loop gain goes to zero at fcl upon which it is expected to follow the modified Aol curve as shown.




Fig. 9.46: Final Modified Aol Predictions

Our AC stability test circuit using our final Output Pin Compensation is shown in Fig. 9.47. The result will be a Modified Aol Curve due to the Output Pin Compensation and CL.




Fig. 9.47: AC Stability Circuit: Output Pin Compensation

The results of our Final Modified Aol using the Output Pin Compensation technique are shown in this Fig. 9.48 and match our first order predictions from Fig. 9.46.




Fig. 9.48: AC Stability Plots: Output Pin Compensation

We will use the circuit of Fig. 9. 49 to run a transient stability test with our final Output Pin Compensation in place.




Fig. 9.49: Transient Stability Test: Output Pin Compensation

From our transient stability test results in Fig. 9.50 we are assured that we have properly chosen the right compensation values for the Output Pin Compensation technique on this CMOS RRO difference amplifier.




Fig. 9.50: Transient Stability Results: Output pin Compensation

Our TINA circuit of Fig. 9.51 will enable us to confirm if our predicted V_{out}/V_{in} transfer function of Fig. 9.46 is correct.




Fig. 9.51: V_{out}/V_{in} AC Response Circuit: Output Pin Compensation

In Fig. 9.52 we see the V_{out}/V_{in} AC closed loop response for our INA152 circuit compensated by the Output Pin Compensation technique. A comparison with Fig. 9.46 shows our predicted response matching the simulated results with a roll-of in the closed loop response plot beginning a bit above 35kHz.




Fig. 9.52: V_{out}/V_{in} AC Response: Output Pin Compensation

In Fig. 9.53 we will return to our original CMOS RRO application and add the Output Pin Compensation on the INA152 and close the entire loop to check for stability using our transient stability test.




Fig. 9.53: Programmable Power Supply: Output Pin Compensation

Fig. 9.54 confirms that by fixing the capacitive load instability on the output of the INA152 through Output Pin Compensation we were able to create a stable programmable power supply.





Fig. 9.54: Programmable Power Supply: Transient Stability Test with Output Pin Compensation


A Word About Tantalum Capacitors

When capacitor values exceed about 1 μ F, many times Tantalum capacitors are used for their larger values of capacitance in a relatively small size. Tantalum capacitors are not just pure capacitance. They also have an ESR or resistive component along with smaller parasitic inductances and resistances (refer to Fig. 9.55). The most dominant component after their capacitance is their ESR. When using the Output Pin Compensation technique for stability ensure $ESR < R_{CO}/10$ to guarantee that R_{CO} is the dominant resistance to set the zero in the modified Aol curve.



The Real Tantalum Capacitor

Check $ESR < R_{CO}/10$



195D

Vishay Sprague

Solid Tantalum Chip Capacitors
TANTAMOUNT® Conformal Coated



Fig. 9.55: A Word about Tantalum Capacitors and Output Pin Compensation

About the Author:

After earning a BSEE from the University of Arizona in 1981, Tim Green has worked as an analog and mixed signal board/system level design engineer for over 24 years, including brushless motor control, aircraft jet engine control, missile systems, power op amps, data acquisition systems, and CCD cameras. Tim's recent experience includes analog & mixed-signal semiconductor strategic marketing. He is currently the Linear Applications Engineering Manager at Burr-Brown, a division of Texas Instruments, in Tucson, AZ.