




TSW4100 FPGA Description



TSW4100 FPGA Block Diagram




TSW4100 Clocking Block Diagram



TSW4100 SYNC Block Diagram


FPGA Firmware (Generated by Altera Quartus version 6.1)

Power Up Reset & Software Sync Generator




DDC_SIB & DUC_SIA Sync Outputs

SYNC DELAY REGISTERS



DDC Output Data and DUC Input Data



DDC_SIA Software Controlled Sync Generator

