

CDCLVP1204

2:4 LVPECL buffer


100 MHz

LVPECL Additive RMS Jitter

Test Conditions


- Results for:
 - CDCLVP1204
 - Room temperature
 - Nominal Supply 3.3V
- Input/Output Clock frequency:
 - 100 MHz

Input Frequency (From Wenzel Osc.) = 100MHz



Input Jitter @ 100MHz (100 Hz – 40 MHz) = 15.9 fs RMS

Output Frequency = 100 MHz



Output Jitter @ 100 MHz (100 Hz – 40 MHz) = 126.739 fs RMS

Additive Jitter Calculation: 100 MHz

Input Jitter @ 100 MHz (100 Hz – 40 MHz) = 15.9 fs RMS

Output Jitter @ 100 MHz (100 Hz – 40 MHz) = 126.739 fs RMS

$$\text{Additive_Jitter} = \sqrt{(\text{rms_jitter_out})^2 - (\text{rms_jitter_in})^2}$$

$$\text{Additive_Jitter} = \sqrt{(126.739)^2 - (15.9)^2}$$

$$\text{Additive_Jitter} = 125.737 \text{ f sec RMS}(100\text{Hz} - 40\text{Mhz})$$