


After first SYNC signal



Opposit phase on ADCLK