




DSP2





Table 8. Boot Mode Selection

BOOT[7:0] (1)	Boot Mode	AK
0000 0010	NOR	Yes (2)
0000 1110	NAND 8	Yes
0001 0000	NAND16	Yes
0000 0000	IO2C EEPROM	Yes
0000 0110	IO2C1 EEPROM	Yes
0000 0001	IO2C Slave	Yes
0000 0111	IO2C1 Slave	Yes
0000 1000	SPI0 EEPROM	Yes
0000 1001	SPI1 EEPROM	Yes
0000 1010	SPI0 Flash	Yes
0000 1100	SPI1 Flash	Yes
0001 0010	SPI0 Slave	Yes
0001 0011	SPI1 Slave	Yes
xxx1 0110 (3)	UART0	Yes
xxx1 0111 (3)	UART1	Yes
xxx1 0100 (3)	UART2	Yes
0000 0100	HPI	No
0001 1110	Emulation Debug	No

(1) The boot pins, BOOT[7:0], are multiplexed with the following signals: VP1F_DOUT[15:8], LCD_DATA[15:8], UPP_XDATA[7:0], and GP10_T7[9].
 (2) There are three methods to boot from NOR flash; only one of them uses AIS.
 (3) In UART boot mode, BOOT[7:5], configure the UART peripheral to run at standard baud rates for different input clocks. For BOOT[7:5] = 000, the UART peripheral runs at 115.2 kbps with a 24 MHz input clock. For more information, see Section 9.

