


TMS320DM365 Video Stabilization Algorithm Datasheet

PRODUCT PREVIEW

1.1 Description

The key features of Video Stabilization (VS) algorithm on TMS320DM365 are:

- VS is a video enhancement technique which reduces the jitter in video caused due to camera shake.
- VS is achieved by moving a sub-frame in the video frame in opposite direction to the camera movement.



- VS algorithm returns the co-ordinates of the upper left corner of the sub-frame and size of the sub-frame in the video frame.
- Boundary Signal Calculator (BSC) is a programmable hardware module which is a sub-module in IMAGE PIPE. It generates the vector sum of row and column pixels of the video frame which are called as Horizontal and Vertical BSC data respectively. BSC data of current and previous frame are input to VS algorithm.

Pl. refer to sec. 4.5.21 of DM350_Spec_SOC_PRG_VPFE_B05.pdf for more details on BSC module.

- Since BSC is a sub-module in IMAGE PIPE, it always operates on the video frame input to IMAGE PIPE. In other words VS algorithm is always applied to the video frame which is input to IMAGE PIPE.
- Major part of VS algorithm (SAD computation of BSC data) is executed on iMX.

1.2 Performance

- VS algorithm compensates the camera movement which is up to +/- 10% of the sub-frame width in Horizontal direction and sub-frame height in vertical direction.
- VS algorithm (iMX version) takes **1.85 milli sec** for an IMAGE PIPE input of size **1280 x 960**.
- VS algorithm (C version) takes **8.5 milli sec** for an IMAGE PIPE input of size **1280 x 960**.

1.3 Memory Requirement

- VS algorithm requires the following 4 buffers to hold BSC data:
 - Horizontal BSC data of current frame.
 - Vertical BSC data of current frame.
 - Horizontal BSC data of previous frame
 - Vertical BSC data of previous frame.

Each BSC data is 16 bit in length.

The size of each buffer is limited to $1920 \times 2 = 3840$ Bytes by BSC module.

Total size of BSC data buffers = $4 \times 3840 = 15360$ Bytes = 15 KB

- VS algorithm needs around 5 KB of memory to be used as scratch memory.

Total memory requirement of VS algorithm = 15 + 5 = 20 KB.

1.4 Processor MIPS Requirement

Since Major part of the algorithm (SAD computation of BSC data) gets executed on Hardware accelerator (iMX), processor MIPS requirement is negligible.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2009, Texas Instruments Incorporated

PRODUCT PREVIEW

PRODUCT PREVIEW