TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 252 results View by: Thread Post Sort by
  • ADC12DJ3200EVM: ADC12DJ3200EVM not detected by GUI software

    Marvn Arcangel
    Marvn Arcangel
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: ADC12DJ3200 Hi Team, Can you help with the inquiry below? A customer is trying to connect an ADC12DJ3200EVM board to their windows 11 laptop, they installed ADC12DJxx00 GUI and it works…
    • 9 months ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC12DJ3200EVM: Need for JESD204B IP to get data

    Eduard Pérez
    Eduard Pérez
    Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: ADC12DJ3200 Hello TI, We have acquired a ADC12DJ3200EVM and we are now implementing the JESD204B data protocol with an AMD FPGA xcku060-ffva1517 part. It seems that JESD204 PHY is available…
    • Resolved
    • 2 months ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: ADC12DJ3200EVM:

    BH Moon
    BH Moon
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Tool/software: I would like to setup hardware to capture EMI pulse raw signal form using your products. Requirement is below Trigger by 0.01V antenna signal Collect pulse signal at 3~6Gs/s rate. Bandwidth is below…
    • over 1 year ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: Sample rate dependency on number of JESD lanes

    Eric Paterson
    Eric Paterson
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: ADC12DJ3200 Does the max sample rate of ADC12DJ3200 depend on the number of output JESD lanes used? I would like to sample at 5GSPS, and use only 8 of the output channels. Is that possible?
    • 8 months ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: SYSREF register setting to reduce the sysref frequency.

    Thakur Rohit Singh
    Thakur Rohit Singh
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: ADC12DJ3200 , LMK04828 Tool/software: I am using ADC12DJ3200 ADC, JMODE=2, F=8, K=4 (default). When i change K=8 , I expect SYSREF frequency to reduce by half but that is not the case when seen…
    • 10 months ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: Reference design for VCK190

    Stephen J
    Stephen J
    Part Number: ADC12DJ3200EVM Tool/software: I have a similar question to the following two threads ( Thread 1 and Thread 2 ). I successfully requested and downloaded the JESD204 IP. However, if it's available, I'd like a reference design for AMD's VCK190…
    • over 1 year ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: Need support to generate one-shot SYSREF in ADC12DJ3200EVM board.

    Krupesh Patel
    Krupesh Patel
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: LMK04828 , ADC12DJ3200 I am using ADC12DJ3200EVM board. I would like to understand the procedure to generate one-shot SYSREF in subclass 1. Configuration value is given below L = 4 M = 4…
    • over 2 years ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: Not getting deterministic results to prove interoperability of ADC with FPGA for JES204B subclass1

    Thakur Rohit Singh
    Thakur Rohit Singh
    Part Number: ADC12DJ3200EVM Tool/software: Hi team I am testing interoperability of ADC with FPGA for JESD204B subclass1. I started with 4 lane design, where i set ADC for JMODE 2, with F=8, K=4. FxK=32 with LMFC boundary of 8 clock cycles since…
    • 10 months ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: Request for Guidance on DAC and ADC specifications

    BANOTH BALU
    BANOTH BALU
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: DAC39RFS10 , DAC39RF10 , ADC14X250 Tool/software: Dear TI Team, We are planning to use DAC and ADC specifications. Below are the key details: DAC: Output Power: Adjustable from -10…
    • over 1 year ago
    • Data converters
    • Data converters forum
  • ADC12DJ3200EVM: ADC12DJ3200EVM

    Steven
    Steven
    TI Thinks Resolved
    Part Number: ADC12DJ3200EVM Other Parts Discussed in Thread: LMK04828 The ADC12DJ3200EVM manual mentions: The ADC12DJxx00EVM includes a reference clock input (CLKIN0) which allows the user to sync the LMK04828 to an external 10-MHz reference allowing…
    • over 3 years ago
    • Data converters
    • Data converters forum
>

Didn't find what you are looking for? Post a new question.

  • Ask a new question