TI E2E support forums
Search
User
Site
Search
User
E2E™ design support >
Forums
Amplifiers
API solutions
Audio
Clock & timing
Data converters
DLP® products
Interface
Isolation
Logic
Microcontrollers
Motor drivers
Power management
Processors
RF & microwave
Sensors
Site support
Switches & multiplexers
Tools
Wireless connectivity
Archived forums
Archived groups
Technical articles
TI training
Tech days
Online training
Live events
Power Supply Design Seminar
Getting started
简体中文
More
Cancel
Search tips
Showing 1 results
View by: Thread
Post
Sort by
Relevance
Oldest to Newest
Newest to Oldest
Answered
ADC3910S125: Confirmation that falling clock edge not needed for single channel interface
Cameron Wutzke
Resolved
Part Number:
ADC3910S125
Tool/software: We are using ADC default settings. Can you please confirm that the nDCLK (falling clock edge) would not be needed for the single ended configuration. It seems like DDR mode is needed for dual channel devices,…
Resolved
25 days ago
Data converters
Data converters forum
Didn't find what you are looking for? Post a new question.
Ask a new question