Hi Cho,
I sent you a friend request on E2E to move things offline. Please direct message me with your email so that you can send along your schematics to verify. In the meantime, please refer to the TI EVM schematic for the ADS54J40 here:
https:/…
Hello,
Information about the EVM pins can be found by viewing the schematics in the EVM design files. The design files can be found at the links below.
http://www.ti.com/tool/DAC38RF82EVM
http://www.ti.com/tool/ADS54J40EVM
Thanks.
Yusuf
Part Number: ADS54J40 The datasheet, chapter 9.2 "Typical Application" shows a diagram without 100ohm termination of the input clock. However the EVM "ADS54J40EVM " has a termination on the PCB. So I'm confused, I cannot find it in the datasheet.
Thanks for the explanation.
So if I am running an ADC32RF45EVM at 3GSPS ( or an ADS54J40EVM at 1GSPS ) using an external clock and using the TSW14J56 to capture the data, then that could cause the capture card to behave this way (occasionally only?…
Hi
I reinstalled the packages HSDC Pro GUI 4.9 and ADC32RF45EVM GUI to see if that would fix the issue. I have done multiple uninstall/reinstall iterations and I get the below error now every time. Note that initially I did not have this error at all…
Tool/software: TI C/C++ Compiler Hello,
I am trying to find a way to get the signal data from our TSW14J56EVM combined with ADS54J40EVM faster, a lot faster.
In the UI, I have set a capture size to 524288kb our ADC output rate is 983.04M. The TSW14J56EVM…
Part Number: TSW14J56EVM My customer bought four development kits: TSW14J56EVM + ADS54J40EVM
Three dev kits work correctly.
On one of four TSW14J56EVM boards w hen data is collected an error occurs – screenshot in attach.
On the board is not…
Hi
Please use the following file to update the ftdi template.
Fullscreen
TSW12D1620.xml
Download
<?xml version="1.0" encoding="utf-16"?>
<FT_EEPROM>
<Chip_Details>
<Type>FT4232H</Type>
</Chip_Details>
<USB_Device_Descriptor…
Hi Shinichi
The customer could implement a solution using 4x 14-bit 250MSPS ADC converters with LVDS interfaces (CMOS interfaces are not recommended at 250 MSPS). It will take a lot of FPGA I/O to receive the data signals from all converters but can…
