TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 13 results View by: Thread Post Sort by
  • ADS5547: spacegrade ADC/DAC

    Abby Mize
    Abby Mize
    TI Thinks Resolved
    Part Number: ADS5547 Other Parts Discussed in Thread: DAC5675A-SP , ADC14155QML-SP Hello! I am looking for spacegrade ADCs and DACs to use in LEO on a CubeSat. Working in the VHF frequency range. I am not sure if ADS5547 is spacegrade, but it has some…
    • over 3 years ago
    • Data converters
    • Data converters forum
  • ADS5547: Source codes available for download for the EVM?

    Lauren Mayfield
    Lauren Mayfield
    Part Number: ADS5547 Hi team, Do you know if we have FPGA source codes that were used on this EVM?
    • over 4 years ago
    • Data converters
    • Data converters forum
  • RE: ADS4449: Schematic review

    jim s
    jim s
    JH, The ADS4449 is a LVDS output device. You need to remove all series 22 Ohm resistors on the output data lines and the output clocks and replace them with a single 100 Ohm resistor that will be connected across every +/- pair 2746.Transformers.ppt…
    • over 4 years ago
    • Data converters
    • Data converters forum
  • RE: ADS5562EVM: Low SFDR continued: unable to reproduce >80 SNR measurement using the same apparatus

    jim s
    jim s
    ALB, Is your EVM a Rev C board? If so I have attached the schematic. Please make sure all jumpers are set per the board photo I am sending. Take a scope probe (diff probe would be better) and monitor the ADC input across R21 and R26. You should see…
    • over 6 years ago
    • Data converters
    • Data converters forum
  • RE: ADS5560: how to use the parallel CMOS output mode and single-end clock input

    jim s
    jim s
    Jin, The schematic looks good for the most part. Please do the following: 1. Install R364 to provide a path to GND. 2. Do not use R361, R362, and R363 wit the ADC_VCM output. 3. Make sure DRVDD and AVDD are 3.3V. 4. Do not need to route ADC_CLKOUTM_F…
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADS5560EVM Schematic not accurate in datasheet

    Kang Hsia
    Kang Hsia
    Resolved
    Hello Jim, Apologies for the late reply. I have been traveling and have now just starting to catch up to all the E2E questions. The revision C of the schematic is attached. The major change on this revision is that we have replaced U15 from a 16-bit…
    • ADS61X9-556XEVM-SCH_C.pdf
    • over 12 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADS4242: Ads4242

    jim s
    jim s
    Resolved
    Yinon, Yes, using a 1:N transformer will allow you to increase the signal swing without adding noise as this is a passive device. You will need to be careful when choosing a transformer as the linearity will vary from model to model. I have attached…
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADS5402: Sampling rate

    Yusuf%20Agoro
    Yusuf%20Agoro
    Resolved
    High-Speed, Analog-to-Digital Converter Basics.pdf Kuramochi, Unfortunately all of your assumptions are incorrect. Sampling rate is independent of interleaved correction and input frequency. I would suggest looking through the following PDF to gain…
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADS54J40: Is ADC32RF45/ADS54J40 ENOB frequency dependent

    jim s
    jim s
    Resolved
    Aravind, This bandwidth can be captured by the ADC, but when the input is above Fs/2, this is called aliasing or under sampling. More info regarding this can be found in section 3 of the attached document. Regards, Jim 0550.ADC Basics.pdf
    • over 7 years ago
    • Data converters
    • Data converters forum
  • RE: ADS54J60: How is interleave correction processing done?

    jim s
    jim s
    Witlab, Q1: Nyquist zone CTRL enables additional interleaving correction for analog mismatch. Nyquist zone information tells the interleaving correction the proper analog input frequency range. Q2: The ADS54j60 includes several different internal…
    • over 7 years ago
    • Data converters
    • Data converters forum
>

Didn't find what you are looking for? Post a new question.

  • Ask a new question