TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 22 results View by: Thread Post Sort by
  • CDCLVD110A serial programming

    Evgeny Haletsky
    Evgeny Haletsky
    TI Thinks Resolved
    Other Parts Discussed in Thread: CDCLVD110A We have an issue with correct programming sequence of the device via it's serial interface. The description in the data sheet is not very clear. Any example of working timing diagram of the serial interface…
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • What is for VBB in CDCLVD110A?

    Duan Wu
    Duan Wu
    Resolved
    Hi, there is a pin named Vbb in CDCLVD110, and I don't know what it for. Is it for reference voltage used by external chips? If I want to use this chip driving FPGA's LVDS pins, can we ignore this Vbb? THX! Donald
    • Resolved
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD110A Output voltage spec clarification

    Jeramie Bianchi
    Jeramie Bianchi
    Other Parts Discussed in Thread: CDCLVD110A I had query with respect to the LVDS specification. We see that as per the datasheet the output voltage specified for 100 ohm load varies from 250mV to 600mV Refering to the datasheet of CDCLVD110A we wanted…
    • over 13 years ago
    • Clock & timing
    • Clock & timing forum
  • LVPECL to Input CLK0/CLK1 of CDCLVD110A

    Sirichai Kungsakawin
    Sirichai Kungsakawin
    Other Parts Discussed in Thread: CDCLVD110A Is it possible to drive CLK0/CLK1 inputs of CDCLVD110A with any other differential technology beside LVDS? If so, what would be the proper termination for driving an LVPECL signals to these differential clock…
    • over 13 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD110A minimum CLK input frequency

    Adi Avraham
    Adi Avraham
    TI Thinks Resolved
    Other Parts Discussed in Thread: CDCLVD110A The datasheet of CDCLVD110A only states a maximum input frequency. Is there a minimum input frequency for this part? thanks, Adi
    • over 12 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCE72010: LVDS input level

    Kazuki Itoh
    Kazuki Itoh
    Resolved
    Part Number: CDCE72010 Other Parts Discussed in Thread: CDCLVD110A , Hello team, I'd like to connect CDCLVD110A LVDS output to CDCE72010 PRI_REF pins with DC coupling. Looking at the D/S, the CDCLVD110A VOS is 0.95 - 1.45V. CDCE72010 Vicm is 1.0…
    • Resolved
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD1204: LVDS output parameters

    Fan.Wang
    Fan.Wang
    Part Number: CDCLVD1204 Other Parts Discussed in Thread: CDCLVD110A , , SN65LVDS2 Hello Experts, There is a parameter of Vring, 10% max in CDCLVD1204 datasheet. Does Vring belong to any LVDS standard? I did not find this spec in CDCLVD110A datasheet…
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • Clock Buffer Selection

    Mickey Zhang
    Mickey Zhang
    Resolved
    Other Parts Discussed in Thread: CDCLVD110A , LMK01010 , CDCUN1208LP , SN65LVDS108 Hi Team, The customer needs to select a clock buffer. Here are the customer's requirements: 1. Input channel number: 1 2. Output channel numbers: 8~10. 3. Each…
    • Resolved
    • over 9 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: LMK00334: Using power pin to power down output

    Lane Boyd
    Lane Boyd
    Resolved
    A1. It should be OK A2. If you need another PCIE buffer, we have CDCDB2000 which has 20 outputs and is DB2000QL compliant. You can also consider CDCLVD110A for a device with individual output enables. If you need a device with enables that disable a…
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: LMK030033C can drive CY2DL1510?

    Takumi Suzuki1
    Takumi Suzuki1
    Resolved
    Hi Arvind-san, Could I ask you a question again please? I would like to propose TI clock driver instead of Cypress to my customer. I looked into the device and I found CDCLVD110A. (1:10 Buffer) Could you tell me more appipriate clock driver than…
    • over 10 years ago
    • Clock & timing
    • Clock & timing forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question