TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 26 results View by: Thread Post Sort by
    Answered
  • CDCLVP1216: CDCLVP1216 and CDCLVD1216 connection

    Akihisa Tamazaki
    Akihisa Tamazaki
    Resolved
    Part Number: CDCLVP1216 Other Parts Discussed in Thread: CDCLVD1216 Hello team, My customer would like to connect from LVPECL to LVDS using CDCLVP1216 and CDCLVD1216 with DC coupled as below. THe customer want to use either of the following schematics…
    • Resolved
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD1216: How to achieve the from 2.5v to 3.3v to input?

    user5707026
    user5707026
    TI Thinks Resolved
    Part Number: CDCLVD1216 Hi Single-ended 3.3V for clock input, but the chip requires less than 2.5V, and the data sheet does not specifically say how to achieve it, is there a recommended method? Thanks Best regards Elsa Duan
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD1216: Power supply for clock buffer

    Liren He
    Liren He
    Resolved
    Part Number: CDCLVD1216 Other Parts Discussed in Thread: CDCLVD1208 , Hi Ti experts, We have some doubts about power supply for clock buffer cdclvd1216 and cdclvd1208. As we search from the datasheet, there are no special requirements for power supply…
    • Resolved
    • over 7 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD1208, CDCLVD1212, CDCLVD1216 Propagation Delay Matching

    Jake Salmi
    Jake Salmi
    Resolved
    Other Parts Discussed in Thread: CDCLVD1216 , CDCLVD1212 , CDCLVD1208 Can you clarify something in the data sheets for CDCLVD1208, CDCLVD1212, CDCLVD1216 for me? The data sheet specs for part to part skew, propagation delay typ and max do not seem to…
    • Resolved
    • over 9 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • A question about CDCLVD1216.

    Satoshi
    Satoshi
    Resolved
    Other Parts Discussed in Thread: CDCLVD1216 Please let me know about CDCLVD1216. Datasheet 12-page figure-7 is attached. Is VPP(1.6V) a single-ended value? Or a differential value? Best regards, Satoshi
    • Resolved
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD1216 VIN, DIFF clarification

    Grant Downie2
    Grant Downie2
    Resolved
    Other Parts Discussed in Thread: CDCLVD1216 Dear Sir/Madam, Page 5 of CDCLVD1216 states that VIN, DIFF "differential input voltage peak-to-peak" is 0.3V (min). Q. Is VIN, DIFF the same as VID? The reason why I ask is that most LVDS drivers including…
    • Resolved
    • over 12 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD1216 / about LVDS Output AC Termination with Receiver Internally Biased (FIgure14)

    Toshiyuki
    Toshiyuki
    Resolved
    Other Parts Discussed in Thread: CDCLVD1216 Hi, Would you please advise where 100ohm termination should be placed for CDCLVD1216 LVDS output ? As the datasheet Figure14 says, should the termination be placed between ac-coupled capacitance and LVDS…
    • Resolved
    • over 10 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD1216 IBIS error

    cafain
    cafain
    Other Parts Discussed in Thread: CDCLVD1216 Hell, one Question. I have a question about the IBIS-Model of CDCLVD1216. I IBIS simulation using the Line Simv8.2.1 of Mentor . Simulation at the start , an error message is displayed . Why is this IBIS model…
    • over 12 years ago
    • Clock & timing
    • Clock & timing forum
  • About IN_SEL pin control of CDCLVD1216.

    Satoshi
    Satoshi
    Customer are examining whether IN_SEL can be used as "CLK_EN". ・IN_SEL="1"  ⇒High level with 1komega pull-up   ⇒INP1/INN1 Input ・IN_SEL="0"  ⇒Floating   ⇒None Is such usage possible? Best regards, Satoshi
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • About the pattern layout of CDCLVD1216.

    Satoshi
    Satoshi
    Resolved
    The following patterns are examining the client. The following pattern is expanded the question part. (0.01μF & 3Ω)×2 are connected near VCC. Is the above-mentioned pattern right? If pattern is right, what role is this connected? Best…
    • Resolved
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question