Search tips
Showing 41 results View by: Thread Post Sort by
    Answered

  • DAC38RF84: SYSREF and start-up sequence

    Resolved
    Part Number: DAC38RF84 Tool/software: Hello, I am driving the DAC38RF84 from an FPGA and do not require synchronisation of the DAC with any other devices. I gather from reading other posts that the SYSREF input signal is required regardless for subclass…
    • Resolved

  • DAC38RF84: Operation below minimum recommended operating supply voltages

    TI Thinks Resolved
    Part Number: DAC38RF84 Tool/software: What would be the effect on it performance of operating the DAC38RF84IAAV RFDAC with the following supply voltages slightly below their minimum recommended operating conditions. VDDDIG1 = 0.913 (min limit 0.95V…
    • Answered

  • DAC38RF84: One link only supported for DAC38RF84? Connection of unused SYNC1 pins

    Resolved
    Part Number: DAC38RF84 Hello, The datasheet appears to suggest that as DAC38RF84 has only one DAC, only one link is supported. Is that correct? This would imply that the differential /SYNC1 pin pairs has no function on this device. If this is the…
    • Resolved

  • DAC38RF84: RFDAC Output Spectrum and Register Fault

    Part Number: DAC38RF84 Tool/software: We are experiencing problems with RFDAC DAC38RF84IAAV which is used in conjunction with Clock Jitter Cleaner LMK04828SNKDTEP. The problem is after a few hours operating at an elevated temperature the “normal” spectrum…
    • Answered

  • DAC38RF84: Vout1 open circuit condition

    Resolved
    Part Number: DAC38RF84 With DAC38RF84 configured for an output level of -7dBm (∼0.1 V) There was an unintentional open circuit termination at the output of the device. This causes the output power to be fully reflected back to the device at 2x the…
    • Resolved
    • Answered

  • DAC38RF84: Termination of unused JESD lanes

    Resolved
    Part Number: DAC38RF84 Our design only uses 4 of the 8 JESD lanes available on the DAC. What should we do with the unused 4 lanes on our board. Can we leave the inputs unconnected or is there a recommended termination?
    • Resolved
    • Answered

  • DAC38RF84: SerDes input termination

    Resolved
    Part Number: DAC38RF84 Hi! I am struggling to understand section 8.3.1 in the DAC38RFxx datasheet. In a note below figure 51, it says "AC coupling is recommended for JESD204B compliance". This is also what I expected from other JESD204B documentation…
    • Resolved
    • Answered

  • DAC38RF84: Does this part support boundary scan testing via the JTAG port?

    Resolved
    Part Number: DAC38RF84 Other Parts Discussed in Thread: DAC38RF80 Is boundary scan testing supported for manufacturing?
    • Resolved
    • Answered

  • DAC38RF84: TI-JESD204-IP with DAC38RF84

    Resolved
    Part Number: DAC38RF84 Other Parts Discussed in Thread: TI-JESD204-IP Hello, I am looking to use the DAC38RF84 to generate a Tri-Level Synchronization Pulse for a 12G SDI Camera. Will this device be able to interface with the TI-JESD204-IP? I am using…
    • Resolved

  • DAC38RF84: The output of DAC is abnormal

    TI Thinks Resolved
    Part Number: DAC38RF84 Hi Team, I don't have an EVM board, and I am using a self-made board to debug the DAC38RF84, and now I have a strange problem. I use FPGA to generate a 64-point sine signal (I channel) and cosine (Q channel). Each sampling point…

Didn't find what you are looking for? Post a new question.