Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.
Part Number: PCM1861-Q1 Other Parts Discussed in Thread: PCM1681-Q1 , Hi team,
Can PCM1681-Q1 support 6CH TDM? Could you help to provide the related description in datasheet?
BRs,
Haury
Part Number: PCM1681 Hi Team,
Customer response,
When compiling on different versions of Raspberry Pi systems, the Linux Driver fails. Is there any solution?
Part Number: PCM1681 Hello,
I have some questions to confirm with you.
1.Two PCM1681 worked with TDM mode, if the I2S data could connect together? Or it is separate connected the TMD data of the front-ended device.
2. Under TDM mode, how to deal with …
Part Number: PCM1681 Hi experts,
My customer have a question about following requirements t(SCL-R) to t(SDA-F).
They want to know why these min and Max values are.
Because I2C parameter doesn't show minimum value about tr and tf in standard-mode. Is there…
Part Number: PCM1681-Q1 Hello team,
I'm wondering if FMT[0:3] has any difference between 0100 and 0110 when using I2S 24bit. Can you explain what is the difference?
Thanks,
Sam Lee
Part Number: PCM1681 Hello,
I cannot find an operating mode that can reduce PCM1681's power consumption such as standby, power-down, power-save, or shutdown mode, but is there a way to do this by register settings when the PCM1681 is in an idle state…
Part Number: PCM1681 Setup: ESP32 connected to PCM1681 in dual-stereo I2S mode (i.e. both I2S peripherals being used on the ESP32 to provide four channel output). The ESP32 is generating MCLK via APLL at 512x sample rate.
This is my initial register config…
Part Number: PCM1681 Hello Support team,
fSCL defined 100kHz as maximum at the datasheet.
If the frequency of SCL and SDA is over 100kHz, PCM1681 will ignore such a higher frequency input?
or are there any problem by setting wrong value to inside registers…
Part Number: PCM1681 I have an audio player design up and running with the PCM1681. I'm running at 44.1kHz sampling rate with an 11.2896MHz master clock and using wide mode. Due to space and cost requirements, I'm attempting to use a passive RC low pass…