Search tips
Showing 9 results View by: Thread Post Sort by

  • RE: TSW40RF80EVM: Trying to synchronize RF DAC outputs across multiple TSW40RF80EVM boards

    Hi, you may refer to the following TIDA as reference https://www.ti.com/tool/TIDA-00996

  • TIDA-00996: clarification on the performances of the TIDA

    TI Thinks Resolved
    Part Number: TIDA-00996 Other Parts Discussed in Thread: DAC38J84 Dear all, one of my customer is going to replicate in the lab the setup of the TIDA-00996 in order to synchronize 8 DACS. The frequency in place are lower than the capabilities of the DAC3xJ84…
    • Answered

  • TIDA-00996: File Missing From Design Files

    Resolved
    Part Number: TIDA-00996 Other Parts Discussed in Thread: DAC38J84 Hello, I am trying to recreate the TIDA-00996 set up in my lab, and the DAC38J84_4xint_Fdata614p4MHz_0_delay442.cfg is not in the design files like the documentation calls out. I can't…
    • Resolved

  • TIDA-00996: Multiple DAC synchronization for Multi-Transmitters

    Part Number: TIDA-00996 Hello everybody, I am trying to synchronize the outputs of multiple DACs, which are physically separated. A possible approach is depicted below. It was evaluated by TI instruments [ http://www.ti.com/lit/ug/tidubh1/tidubh1.pdf …
    • Answered

  • DAC38J84: 4 independent outputs

    Resolved
    Part Number: DAC38J84 Other Parts Discussed in Thread: TIDA-00996 , Dear all, is there anyway to generate 4 independent outputs from the DAC38J84 ? For instance, what about bypassing the NCO ? regards, Domenico
    • Resolved

  • RE: DAC38J84: SYSREF and DAC output timing variation etc.

    Hello Karita user6379132 said: "Questions" Q1) For example, if the register is fixed to a certain setting, is the internal delay in the DAC constant or does it fluctuate? For example, is the internal delay in the DAC for a certain register setting…

  • RE: TSW14J56EVM: External pattern file format; Multiple channels

    Hi Justin, Please see attached for the format of a 4 channel pattern file sent through HSDC Pro /TSW14J56EVM. I believe that what you are asking is achievable, but this may require two files. I will research this some more. DAC38J84 Test_368.64MSPS_100MHzSignal…

  • RE: DAC38J84: Multi DAC Synchronization

    Hi, Please refer to the following app note: For LMK04826 related issue, please post on the clocking forum. Thank you -Kang

  • RE: DAC38RF82EVM: DAC38RF82EVM + TSW14J56EVM: locking output data stream (9Gsps) to an external clock source(SMAj4)

    Hello, After reviewing your question again, I believe you may refer to the following app note for detail: This is a system level planning so it is hard to see where you are going exactly. Antonio Guardiani said: My idea was to use a nested 0-delay dual…

Didn't find what you are looking for? Post a new question.