The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.
Part Number: TIDA-01022 Other Parts Discussed in Thread: LMH5401 , BUF802 , , LMH6401 Tool/software: Hi expert,
My customer want a TIDA-01022 board to evaluate BUF802, LMH5401 and LMH6401. Could you send us a board?
Best Regards,
Ryker
Part Number: TIDA-01022 Other Parts Discussed in Thread: ADC12DJ3200 , Hi Team,
I used TIDA-01022 and two TSW14J57 to verify ADC12DJ3200 synchronization. HSDC PRO uses trigger mode, and the phase between the two ADCs sometimes jumps by one LMFC cycle. Is…
Part Number: TIDA-01022 Hi Team
I am using the TIDA-01022 as reference for my design. i have several questions
1. What is the cut of frequency of the input analog filter?
2. Why do you need the analog filtering of inductor and capacitors?The input stage…
Part Number: TIDA-01022 Other Parts Discussed in Thread: TIDA-01027 Hi, support team
My customer has the questions as follow:
Could you provide 3D CAD STEP format files of the following products/electronic boards: (or equivalent 3D neutral format such…
Part Number: TIDA-01022 Hi Expert,
Our customer is developing 821 for a gateway project. They are requesting BRD file for layout reference. Could you please kindly provide？ Thanks.
BR,
Elec Cheng
Part Number: ADC12DJ3200 Other Parts Discussed in Thread: TIDA-01022 , LMX2594 Tool/software: In the reference design TIDA-01022, if the SYSREF of the ADC12DJ3200 is implemented as a single pulse clock, does it mean that only DC coupling can be used with…
Part Number: TIDA-01022 Other Parts Discussed in Thread: ADS5296A Hello All,
I have employed two ADCs in my design like those in TIDA-01022 and I have questions regarding AGND and DGND in the layout. I greatly appreciate if you would help me with questions…
Hi Michael,
LMK04828 clock generation and distribution device with JESD204B compliant clocking , the device has 2 PLL and clock dividers to generate JESD compliant clock up to 7 output pair (DCLK and SYSREF). It can accept the reference clock input from…
1. What bandwidth, sample rate you are looking for your application
sub-6GHz, 800MHz bandwidth
2. Application requires AC or DC coupling ?
AC coupling
3. Did you want to use ADC digital feature (like DDC (decimation mode), NCO )
yes
4…
