TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 25 results View by: Thread Post Sort by
    Answered
  • RE: PMP9522: About voltge ratings

    John Betten
    John Betten
    Resolved
    Fausto, Let me clarify. I was referring to when both FETs are in the off state. When the SSR circuit is "on", both FETs are on and current does conduct through both MOSFET (not body diodes). When the circuit is off, both FETs have the insufficient…
    • over 5 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
  • RE: PMP22170: iM PMP22170 I NEED BOTH ISOLATED OUTPUT.

    John Betten
    John Betten
    The optimal way to accomplish two isolated outputs would be to use an optocoupler feedback on the isolated output which has the highest power level. This would provide perfect regulation on that one output and reasonable regulation on the second (lower…
    • over 5 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
  • RE: Is there any design information of transformer in PMP21549?

    John Betten
    John Betten
    The Renco RLTI-1260 drawing is attached. RLTI-1260 DATA SHEET.PDF
    • over 6 years ago
    • Power management
    • Power management forum
  • Answered
  • RE: PMP12072: Q1 Q2

    John Betten
    John Betten
    Resolved
    C2 - NOT C1 (maybe I should slow down a bit)
    • over 6 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
  • RE: The negative voltage of PMP11186

    John Betten
    John Betten
    You do not need R3/R7 with the diff amp configuration. Connect the op-amp output to the FB input. Do not run the FB node long as this is a noise sensitive node and can create issue if not very short. Vout (total) should be 1.25V*(100k/3k) = 41.66V. …
    • over 6 years ago
    • Power management
    • Power management forum
  • RE: LM5022: LM5155: How to evaluate, design and fine tune a SEPIC topology?

    John Betten
    John Betten
    Hi, Yes, there will certainly be more TI Designs uploaded that will feature the LM5155 in SEPIC applications. This part is new, so it will take some time to create new designs and application material. The challenge for your design will be to properly…
    • over 6 years ago
    • Power management
    • Power management forum
  • Answered
  • RE: Can you give me a detailed information of the following two transformers,G154028ALF,G154054ALF

    John Betten
    John Betten
    Resolved
    Please see attached files. G154054ALF r 0.pdf 7167.G154028ALF r 1 Isense xfmr.pdf
    • over 6 years ago
    • Power management
    • Power management forum
  • Answered
  • RE: PMP12072: PMP12072

    John Betten
    John Betten
    Resolved
    Larry, PMP12072 was designed to switch at 60Hz, so a high speed turn off was not necessary. D2/C2 acts as a peak detector for the secondary side of the transformer. The voltage on C2 is likely staying charged because the D2 diodes are reversed biased…
    • over 7 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
  • RE: PMP8913: Current and power limit

    John Betten
    John Betten
    I just tested it and it worked on Firefox. Maybe try another broswer?
    • over 7 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
  • Answered
  • RE: PMP12072: PMP12072

    John Betten
    John Betten
    Resolved
    I would recommend keeping the voltage at the VDD pin at 12V since that voltage creates the gate drive voltage on the transformer secondary side. Since you have 24V available, I suggest using a 12V zener diode (MMSZ4699T1) to clamp VDD to 12V. The value…
    • over 7 years ago
    • Simulation, hardware & system design tools
    • Simulation, hardware & system design tools forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question