Hi,
I am using the ADC34J23 and FPGA on the board I designed. Not a TI capture board/EVM.
I am not filtering the analog input from the SG.
I attached the data when I had no input signal. It is 16K points of the ADC data.
2728.adc_data.csv
Part Number: ADC34J23 Hi,
I tried caputuring the data from ADC34J23 .
9 ~ 12bit of any sample in any lane is always 0.
I think it doesnt make sense however the data is padded by 0.
I am waiting for your advice.
Best regards,
Hiroaki Kawamoto.
Part Number: ADC34J23
I'm designing signal processing of JESD204B data of ADC34J23.
I have a question about the data-order of JESD.
The datasheet shows the data format of JESD in Figure 158, but I cant read which side is MSB/LSB, how the data is…
Part Number: ADC34J23 Hi,
I'm designing a circuit with adc34j23, and have a question about SYSREF.
The datasheet of adc34j23 says that the common mode voltage for SYSREF should be 0.9V, and High/Low voltage should be 0.9± 0.4V.
Is it for…