TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 171 results View by: Thread Post Sort by
    Answered
  • RE: DAC38RF82: DAC38RF82EVM + TSW14J56 bundle to generate sub-nanosecond pulses.

    jim s
    jim s
    Resolved
    3005.slwu087d.pdf Jackson, This is explained in the HSDC Pro User's Guide which I have attached. Regards, Jim
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: TSW1400EVM: Problems to capture data from HSDC as doing undersampling

    jim s
    jim s
    Resolved
    4530.slwu087d.pdf Long, See section 3.1.3.3 of the attached User's Guide. Regards, Jim
    • over 6 years ago
    • Data converters
    • Data converters forum
  • RE: TSW1400EVM: How to install the driver and download the program into the TSW1400EVM?

    jim s
    jim s
    3808.slwu087d.pdf User, See section 3.1.2 of the attached HSDC Pro GUI User's Guide for instructions on how to manually download firmware. Regards, Jim
    • over 7 years ago
    • Data converters
    • Data converters forum
  • RE: TSW1400EVM: tsw1266evm

    jim s
    jim s
    3806.slwu087d.pdf Nikunj, If you are using a coherent IF input, the exact frequency value needs to be entered for the ADC target input frequency. If you are not using a coherent input, you can leave this blank. See the HSDC Pro GUI User's Guide (attached…
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADS54J66: How to acquire more than 65536 samples if I using TSW54J60EVM and ADS54J66?

    jim s
    jim s
    Resolved
    Farah, You need to increase the capture size parameter under the "Capture Option" tab on the HSDC Pro GUI. See section 3.1.3.1 of the HSDC Pro GUI User's Guide for more information regarding this. Regards, Jim 5305.slwu087d.pdf
    • over 7 years ago
    • Data converters
    • Data converters forum
  • RE: TSW1405EVM: problem with the FFT functions on Matlab

    jim s
    jim s
    0513.slwu087d.pdf Mauricio, See section 3.1.1 of the HSDC Pro User's Guide for help with this. Regards, Jim
    • over 8 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: TSW1200 auto-calculation of coherent frequency

    jim s
    jim s
    Resolved
    Sophak, See section 3.6.1.1 of the attached HSDC Pro User's Guide for information regarding your questions. Regards, Jim slwu087d.pdf
    • over 8 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: TSW54J60EVM: Understand the raw data format received on the FPGA JESD204 Core from the TSW54J60EVM

    jim s
    jim s
    Resolved
    Yuke, The data format from the ADC can be either 2's comp or offset binary. This is set by register 0x43 bit 0 in page 0x6800. By default, this is set to 2's comp after a reset. In regards to your other questions, see tables 11 and 13 in the ADS54J60…
    • over 4 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADC12J1600: Incorrect captured data by JESD204B core

    jim s
    jim s
    Resolved
    Haotian, We do not have the bandwidth to support you with this effort now. I would suggest you start using the Xilinx help forum on their website or read up on the JESD IP Core document provided by Xilinx (see attached). Regards, Jim pg066-jesd204_v7…
    • over 5 years ago
    • Data converters
    • Data converters forum
  • RE: ADC12J2700: Line Rate and Output Data Format

    jim s
    jim s
    Katherine, For #1, N' is total number of bits per sample and that would be 16. With M = 1, your equation is now 2048*1*16*10/(8*8) = 5.12Gbps. For #2, you need to consult with Xilinx. Their JESD204B IP core determines this. See attached for more info…
    • over 2 years ago
    • Data converters
    • Data converters forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question