• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 47 subscribers
  • Views 574 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OPA2192-Q1: latch up scope

Ryan Wang
Expert 7700 points
Part Number: OPA2192-Q1


Dear expert,

OP2192 latch up scope is JESD78D class 1. 

Could you explain what exact scope min max for it? Customer doesn't have JESD78D document on hand.

  • 0
    TI__Guru 55466 points

    HI Ryan,

    We follow the JESD78 standard.

    See the Latch Up Whitepaper, as it describes the process and waveforms:

    Latch-Up White Paper

    Thank you and Best Regards,

    Luis

  • 0 in reply to Luis Chioye
    TI__Expert 7700 points

    Luis,

    Thanks for your feedback. But I still cannot find min/max scope for latch up test in your white paper.

    I downloaded below JESD78F (not JESD78D) from internet. But I still cannot find what is class 1 scope. 

    Could you notice me which chapter I should refer from below documents?

    Thanks

    JESD78F.02.pdf

  • 0 in reply to Ryan Wang
    TI__Guru 55466 points

    Hi Ryan,

    Section 2.5 of the latch up white paper, refers to the Maximum Stress Voltage for Latch-Up (MSV) is generally a number less than a catastrophic transistor breakdown voltage and generally greater than the absolute maximum voltage (ABSMAX) listed in the device-specific data sheets.  The MSV can be determined for each manufacturing process by either starting with one diode drop above the VMAX and stepping the voltage up to catastrophic breakdown or choose a value near the catastrophic breakdown based on process characterization. 

    Annex E, on the JESD78 document you provided, discusses how to determine the MSV voltage.  Also Page 17 of this document provides the test conditions used for forced current  at the signal pin or overvoltage at the supply pins

    The devices are submitted to the stress condition, and re-tested/verified to ensure no irreversible damage has occurred to the device from a permanent physical breakdown of the silicon device. Class I refers to the devices tested at temperatures below the maximum junction temperature.

    Thank you and Regards,

    Luis