This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISO121: inquiry SPICE model

Part Number: ISO121
Other Parts Discussed in Thread: ISO120

This is Takeuchi, D-CLEW Technologies,
Thank you for your help.

Please help me regarding ISO121 SPICE Model
downloaded from TI website.

 Using ISO121 or 124,We expect that minus
DC output control(0 -75V) by DC voltage(0 +10V)
of different common

 So We apply minus voltage GND2 and COM2,
and expected Vout voltage same as the
Vin voltage in PSPICE simulation.    

 But result is that no tracing Vout voltage
when the GND2/COM2 voltage is under -13V.
(Fm 0 to -12V is OK.)

Is it spice model matter or something
wrong with my schematics?

Please find attached pdf file and SPICE
description.

Best Regards,

3173.ISO120.pdf

ISO120X.sp.txt
**** 03/29/17 15:46:33 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "SCHEMATIC1-ISAMP"  [ C:\Users\TAKEUCHI\04_cocoon\isoamp-pspicefiles\schematic1\isamp.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "ISAMP.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.INC "C:/Users/TAKEUCHI/documents/pspice_env/lib/iso121/iso120x.lib" 
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:

**** INCLUDING iso120x.lib ****
*  ISO120X SPICE MACROMODEL-- Copyright 1990 Burr-Brown Corp.
*
* REV.B   6/11/92 BCB, adjusted Iq to PDS typ, added Vos, adjusted output
*                      swing to PDS typ, adjusted barrier impedance
*
*-----------------------------------------------------------------------------
* This library of models is being supplied to users as an aid to circuit
* designs.  While it reflects reasonably close similarity to the actual device
* in terms of performance, it is not suggested as a replacement for
* breadboarding.  Simulation should be used as a forerunner or a supplement to
* traditional lab testing.
*
* Users should very carefully note the following factors regarding this
* model:
*
*      To help designers working with the IS0120 isolation amplifiers, 
*      a Spice listing for an equivalent circuit was developed (the listing 
*      for the actual circuit is extremely long). Also, owing to the digital 
*      transmission of the signal across the barrier, the listing for the 
*      actual circuit could only be run with transient analysis, which would 
*      be impractical for an application circuit. The equivalent circuit 
*      listing, though, should be helpful.
*      The equivalent circuit simulates both quiescent and output loading. 
*      The model includes the output voltage swing and current limit, the 
*      bandwidth, and the input and output impedance limits. It doesn't 
*      simulate synchronization, though, nor the notched response. The macro 
*      circuit may be run with ac, dc, or transient analysis.
*
*       While reasonable care has been taken in their preparation, we cannot
*       be responsible for correct application on any and all computer
*       systems.
*
*       Model users are hereby notified that these models are supplied
*       "as is", with no direct or implied responsibility on the part of
*       Burr-Brown for their operation within a customer circuit or system.
*       Further, Burr-Brown Corporation reserves the right to change these
*       models without prior notice.
*
*       In all cases, the current data sheet information for a given real
*       device is your final design guideline, and is the only actual
*       performance guarantee.
*
*-----------------------------------------------------------------------------
* CONNECTIONS:
*               +VS1
*               |  -VS1
*               |  |  COM2
*               |  |  |  VOUT
*               |  |  |  |  VOUT SENSE
*               |  |  |  |  |  GND2
*               |  |  |  |  |  |  C2H
*               |  |  |  |  |  |  |  C2L
*               |  |  |  |  |  |  |  |  +VS2
*               |  |  |  |  |  |  |  |  |  -VS2
*               |  |  |  |  |  |  |  |  |  |  COM1
*               |  |  |  |  |  |  |  |  |  |  |  VIN
*               |  |  |  |  |  |  |  |  |  |  |  |  GND1
*               |  |  |  |  |  |  |  |  |  |  |  |  |
*.SUBCKT ISO120X 3  4  9 10 11 12 13 14 15 16 21 23 24
*
.SUBCKT ISO120X VS1P VS1M COM2 VOUT VSENSE GND2 C2H C2L VS2P VS2M COM1 VIN GND1
*
RDMY01 VS1P    3  0.01
RDMY02 VS1M    4  0.01
RDMY03 COM2    9  0.01
RDMY04 VOUT   10  0.01
RDMY05 VSENSE 11  0.01
RDMY06 GND2   12  0.01
RDMY07 C2H    13  0.01
RDMY08 C2L    14  0.01
RDMY09 VS2P   15  0.01
RDMY00 VS2M   16  0.01
RDMY11 COM1   21  0.01
RDMY12 VIN    23  0.01
RDMY13 GND1   24  0.01
*
* NOTE PINS 1, 2, AND 22 (C1H. C1L AND EXT OSC ARE NOT USED
* POWER SUPPLY OUIESCENT CURRENTS
*
I1 3 24 4.0E-3
I2 24 4 4.0E-3
I3 15 12 4.5E-3
I4 12 16 4.5E-3
*
*INPUT SECTION
*
VOS 23 60 5E-3
R1 60 50 200E3
R2 50 51 200E3
E1 51 21 21 50 100E3
E2 52 9 51 21 1
*
*OUTPUT SECTION
*
R3 52 13 200E3
R4 13 11 200E3
R5 10 12 20E3
C1 13 14 150E-12
E3 14 12 9 13 1.6E3
E4 54 12 14 12 6.28
Q1 55 55 54 N
Q2 56 56 54 P
Q3 57 55 10 N
Q4 58 56 10 P
.MODEL N NPN BF=100
.MODEL P PNP BF=100
V1 15 57 2.5
V2 58 16 2.5
I5 15 55 250E-6
I6 56 16 250E-6
*
*BARRIER IMPEDANCE
*
R6 24 12 100E12
C2 24 12 2E-12
*
*REFERENCE TO NODE 0 NEEDED BY SOME VERSIONS OF SPICE
*
R7 23 0 100E9
.ENDS

**** RESUMING ISAMP.cir ****
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 30m 0 
.OPTIONS ADVCONV
.PROBE64 V(*) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source ISOAMP
X_U1         N08229 N08035 N00613 N00939 N00939 N00613 N01583 N001477 N08231
+  N08174 0 N00657 0 ISO120X 
V_V1         0 N08035 15Vdc
V_V2         0 N08174 15Vdc
V_V3         N08229 0 15Vdc
V_V4         N08231 0 15Vdc
C_C1         N001477 N01583  0.022u  TC=0,0 
R_R1         N00939 N00613  1000k TC=0,0 
C_C2         N08174 N00613  1u  TC=0,0 
C_C3         N08231 N00613  1u  TC=0,0 
C_C4         0 N08035  1u  TC=0,0 
C_C5         N08229 0  1u  TC=0,0 
V_V12         0 N00613 13Vdc
V_V14         N00657 0  
+PULSE 0 10 10m 0 0 10m 10

  • Hi,again.

    Furthermore, I tried simulation by LTSPICE again.

    Although There is unexpected response when 0V injected,

    Vout voltage rise the same value as Vin.

    It seems that PSPICE result reported previous Email  isn't reasonable in this case,

    and this schematic is OK?

    Please find LTSPICE result and SPICE net list.

    Regards,

    4214.ISO120X.sp.txt
    *  ISO120X SPICE MACROMODEL-- Copyright 1990 Burr-Brown Corp.
    *
    * REV.B   6/11/92 BCB, adjusted Iq to PDS typ, added Vos, adjusted output
    *                      swing to PDS typ, adjusted barrier impedance
    *
    *-----------------------------------------------------------------------------
    * This library of models is being supplied to users as an aid to circuit
    * designs.  While it reflects reasonably close similarity to the actual device
    * in terms of performance, it is not suggested as a replacement for
    * breadboarding.  Simulation should be used as a forerunner or a supplement to
    * traditional lab testing.
    *
    * Users should very carefully note the following factors regarding this
    * model:
    *
    *      To help designers working with the IS0120 isolation amplifiers, 
    *      a Spice listing for an equivalent circuit was developed (the listing 
    *      for the actual circuit is extremely long). Also, owing to the digital 
    *      transmission of the signal across the barrier, the listing for the 
    *      actual circuit could only be run with transient analysis, which would 
    *      be impractical for an application circuit. The equivalent circuit 
    *      listing, though, should be helpful.
    *      The equivalent circuit simulates both quiescent and output loading. 
    *      The model includes the output voltage swing and current limit, the 
    *      bandwidth, and the input and output impedance limits. It doesn't 
    *      simulate synchronization, though, nor the notched response. The macro 
    *      circuit may be run with ac, dc, or transient analysis.
    *
    *	While reasonable care has been taken in their preparation, we cannot
    *	be responsible for correct application on any and all computer
    *	systems.
    *
    *	Model users are hereby notified that these models are supplied
    *	"as is", with no direct or implied responsibility on the part of
    *	Burr-Brown for their operation within a customer circuit or system.
    *	Further, Burr-Brown Corporation reserves the right to change these
    *	models without prior notice.
    *
    *	In all cases, the current data sheet information for a given real
    *	device is your final design guideline, and is the only actual
    *	performance guarantee.
    *
    *-----------------------------------------------------------------------------
    * CONNECTIONS:
    *               +VS1
    *               |  -VS1
    *               |  |  COM2
    *               |  |  |  VOUT
    *               |  |  |  |  VOUT SENSE
    *               |  |  |  |  |  GND2
    *               |  |  |  |  |  |  C2H
    *               |  |  |  |  |  |  |  C2L
    *               |  |  |  |  |  |  |  |  +VS2
    *               |  |  |  |  |  |  |  |  |  -VS2
    *               |  |  |  |  |  |  |  |  |  |  COM1
    *               |  |  |  |  |  |  |  |  |  |  |  VIN
    *               |  |  |  |  |  |  |  |  |  |  |  |  GND1
    *               |  |  |  |  |  |  |  |  |  |  |  |  |
    *.SUBCKT ISO120X 3  4  9 10 11 12 13 14 15 16 21 23 24
    *
    .SUBCKT ISO120X VS1P VS1M COM2 VOUT VSENSE GND2 C2H C2L VS2P VS2M COM1 VIN GND1
    *
    RDMY01 VS1P    3  0.01
    RDMY02 VS1M    4  0.01
    RDMY03 COM2    9  0.01
    RDMY04 VOUT   10  0.01
    RDMY05 VSENSE 11  0.01
    RDMY06 GND2   12  0.01
    RDMY07 C2H    13  0.01
    RDMY08 C2L    14  0.01
    RDMY09 VS2P   15  0.01
    RDMY00 VS2M   16  0.01
    RDMY11 COM1   21  0.01
    RDMY12 VIN    23  0.01
    RDMY13 GND1   24  0.01
    *
    * NOTE PINS 1, 2, AND 22 (C1H. C1L AND EXT OSC ARE NOT USED
    * POWER SUPPLY OUIESCENT CURRENTS
    *
    I1 3 24 4.0E-3
    I2 24 4 4.0E-3
    I3 15 12 4.5E-3
    I4 12 16 4.5E-3
    *
    *INPUT SECTION
    *
    VOS 23 60 5E-3
    R1 60 50 200E3
    R2 50 51 200E3
    E1 51 21 21 50 100E3
    E2 52 9 51 21 1
    *
    *OUTPUT SECTION
    *
    R3 52 13 200E3
    R4 13 11 200E3
    R5 10 12 20E3
    C1 13 14 150E-12
    E3 14 12 9 13 1.6E3
    E4 54 12 14 12 6.28
    Q1 55 55 54 N
    Q2 56 56 54 P
    Q3 57 55 10 N
    Q4 58 56 10 P
    .MODEL N NPN BF=100
    .MODEL P PNP BF=100
    V1 15 57 2.5
    V2 58 16 2.5
    I5 15 55 250E-6
    I6 56 16 250E-6
    *
    *BARRIER IMPEDANCE
    *
    R6 24 12 100E12
    C2 24 12 2E-12
    *
    *REFERENCE TO NODE 0 NEEDED BY SOME VERSIONS OF SPICE
    *
    R7 23 0 100E9
    .ENDS
    ***********************************************
    V2 vin 0 PULSE(0 10 5m 0 0 20m 300m 10)
    R6 vout gnd2 100k
    C7 N001 P001 0.022u
    C8 N003 gnd2 0.1u
    C9 gnd2 N002 0.1u
    XU2 N002 N003 gnd2 vout vout gnd2 N001 P001 N002 N003 0 vin 0 ISO120X
    V1 N002 0 15
    V3 0 N003 15
    V4 0 gnd2 70
    .tran 30m startup
    .include ISO120X.lib
    .backanno
    .end