This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OPA2810: Input offset variance between JFET input and CMOS(Aux-Stage) input

Part Number: OPA2810


Let me ask you some questions as below.

Q1) Operating voltage

About operating voltage, I understood following. Is my understanding correct?

   (Vs-)  ---  (Vs+) - 2.5V  :  JFET Stage amp

   Over (Vs+) - 2.5V         :  Aux-Stage (CMOS) amp

Q2) Input offset voltage

Following is the offset data in case of Vs+ = 5V, FIgure 43 (datasheet P21)

I understood that the JFET-stage works between -2.8V to 0V and Aux-stage works 0V to 2.8V.

If my understanding is correct, the input offset has varied at 0V the boundary between JFET and Aux.

Is my idea right?  

Q3) Distortion happened

I suppose there also something distortion will happen when the input signal crosses the boundary.

So to keep the accuracy, we should use OPA2810 within (Vs+) - 2.5V, correct?

Thank you for your support.

Best Regards,